


Service  
Service  
Service



# Service Manual



**Contents**

	<b>Page</b>
1 Technical Specifications and Connection Facilities	3
Diversity Matrix	3
PCB Locations	5
2 Safety Information, General Notes	6
3 Directions for Use	8
4 Mechanical Instructions	45
5 Diagnostic Software	49
6 <i>Block Diagrams, Waveforms, Wiring Diagram</i>	<i>112</i>
Wiring Diagram	112
Waveforms	113
Testpoints	118
7 <i>Circuit Diagrams and PWB Layouts</i>	<i>122</i>
Display Panel (Diagram 1)	123
Front Connector (FC) (Diagram 2)	124
Standby Panel (STBY) (Diagram 3)	128
Tray Left Panel (TRL) (Diagram 4)	129
Tray Right Panel (TRR) (Diagram 5)	130
Analog Board: Fronted Video (FV) (Diagram 1)	130
Analog Board: In / Out Video (IOV) (Diagram 2)	131
Analog Board: In / Out Audio (IOA) (Diagram 3)	132
Analog Board: Power Supply (PS) (Diagram 4)	133
Analog Board: Multi Sound Processing (MSP) (Diagram 5)	134
Analog Board: VPS (Diagram 6)	135
Analog Board: Follow Me (FOME) (Diagram 7)	135
Analog Board: Digital In/Out (DIGIO) (Diagram 8)	136
Analog Board: Audio Converter 603 3033 (DAC_ADC) (Diagram 9)	137
Analog Board: Audio Converter 603 3028 (DAC_ADC) (Diagram 10)	138
UP Sub Board: Central Controller (CECO) (Diagram 11)	147

**Contents**

	<b>Page</b>
UP Sub Board: Fan Control (FACO) (Diagram 12)	148
DVIO Board: 1394 Interface (Diagram 1)	151
DVIO Board: Link + Codec (Diagram 2)	152
DVIO Board: uP Part (Diagram 3)	151
DVIO Board: Interface + DAC (Diagram 4)	154
DVIO Board: Clock (Diagram 5)	155
Digital Board 1.5: VSM Buffer Memory and Bit Engine Interface (Diagram 1)	159
Digital Board 1.5: AV Dec. STI5519 (Diagram 2)	160
Digital Board 1.5: AV Decoder Mem. (Diagram 3)	161
Digital Board 1.5: Video Enc. Empress (Diagram 4)	162
Digital Board 1.5: VIP CVBS Y/C Video Input (Diagram 5)	163
Digital Board 1.5: Analog Board Cons. Video In/Out (Diagram 6)	164
Digital Board 1.5: Progressive Scan (Diagram 7)	165
Digital Board 1.5: Progressive Scan (Diagram 8)	166
Digital Board 1.5: Power, Clock and Reset (Diagram 9)	165
DB Chrysalis 2.1: IDE, UARTS, RESET, BE (Diagram 1)	172
DB Chrysalis 2.1: 1394 (Diagram 2)	173
DB Chrysalis 2.1: Audio PLL (Diagram 3)	174
DB Chrysalis 2.1: Chrysalis (Diagram 4)	175
DB Chrysalis 2.1: 1.8V Power (Diagram 5)	176
DB Chrysalis 2.1: Prog. scan DAC (Diagram 6)	177
DB Chrysalis 2.1: Flash SDRAM EEPROM (Diagram 7)	178
DB Chrysalis 2.1: Video IO (Diagram 8)	179
DB Chrysalis 2.1: VIPs (Diagram 9)	180
EPG Board: MCU (Diagram 1)	183
EPG Board: GSA03 (Diagram 2)	184
EPG Board: Memory (Diagram 3)	185
EPG Board: Sync Separator for System (Diagram 4)	186
EPG Board: C-Sync Separator for Data Capture (Diagram 5)	187
EPG Board: PIP Controller (Diagram 6)	188
EPG Board: Sync Adder for Y (Diagram 7)	189
EPG Board: Colour Encoder (Diagram 8)	190
EPG Board: Analogue Switches for CVBS, Y, C, RGB (Diagram 9)	191

© Copyright 2003 Philips Consumer Electronics B.V. Eindhoven, The Netherlands. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, or otherwise without the prior permission of Philips.



**PHILIPS**

EPG Board: Analogue Switches for YUV, YPbPr		
	(Diagram 10)	192
EPG Board: Connectors	(Diagram 11)	193
EPG Board: IIC Expander	(Diagram 12)	194
EPG Board: Power Conversion	(Diagram 13)	195
8 Alignments		199
9 Circuit-, IC Descriptions and List of Abbreviations		202
10 Spare Parts List		291
11 Revision List		307

# 1. Technical Specifications and Connection Facilities

## 1.1 Diversity Matrix

Type	DVDR	80/001	80/021	80/051
Market Segment/Range	C Step	X	X	X
DVIO	DVIO 1.8	<VNXY	<VNXY	<VNXY
Digital Board (Empress) 1.5	E2	<VNXY	<VNXY	<VNXY
Digital Board (Chrysalis) 2.1	E3	>VNXY	>VNXY	>VNXY
BE AV2 LF	VAE8020/15	X	X	X
I/O Extension Board	CST E1	X	X	X
EPG Board	EU	X	X	X
UP Sub	CST E1	X	X	X
Analog-Board	CST E1	X	X	
	CST E2			X
Display Control	DC1 CST	X	X	X

**Remarks:**

For Service Manual of Basic Engine VAE8020/15 please refer to 3122 785 12473.

<VNxy ... The Digital Board Empress 1.5 and the DVIO Board are used from production start onwards until a certain moment in time. Then the Digital Board Chrysalis 2.1 is used instead of the two mentioned boards. With this changeover the production code "VNxy" that is printed on the type plate of the set will be changed. At creation date of the service documentation the production code was not yet known.

## 1.2 General:

Mains voltage : 198V-276V  
 Mains frequency : 43 Hz - 63Hz  
 Power consumption mains : 28 W  
 Power consumption standby : < 7 W  
 Power consumption low power stand-by : < 3 W

## 1.3 RF Tuner

Test equipment: Fluke 54200 TV Signal generator  
 Test streams: PAL BG Philips Standard test pattern

### 1.3.1 System:

PAL B/G, PAL D/K, SECAM L/L', PAL I

### 1.3.2 RF - Loop Through:

Frequency range : 45 MHz - 860 MHz  
 Gain: (ANT IN - ANT OUT) : -6 dB to 0dB

### 1.3.3 Radio Interference:

input voltage /3 tone method (+40 dB min) : no limit

### 1.3.4 Receiver:

PLL tuning with AFC for optimum reception  
 Frequency range : 45.25 MHz - 857 MHz

Sensitivity at 40 dB S/N :  $\geq 60\text{dB}\mu\text{V}$  at 75 $\Omega$  (video unweighted)

### 1.3.5 Video Performance:

Channel 25 / 503,25 MHz,  
 Test pattern: PAL BG PHILIPS standard test pattern,  
 RF Level 74 dBV  
 Measured on SCART 1  
 Frequency response: : 0 - 4.00 MHz +0-4dB  
 Group delay ( 0.1 MHz - 4.4 MHz ) : 0 nsec  $\pm$  150nsec

### 1.3.6 Audio Performance:

**Audio Performance Analogue - HiFi:**  
 Frequency response at SCART 1 (L+R) output: : 100 Hz - 12 kHz / 0 $\pm$  3dB  
 S/N according to DIN 45405, 7, 1967 and PHILIPS standard test pattern video signal: : FM:  $\geq 50\text{dB}$ ; AM  $\geq 45\text{dB}$ , unweighted  
 Harmonic distortion ( 1 kHz,  $\pm 25$  kHz deviation ): : FM  $\leq 1.5\%$ ; AM  $\leq 2\%$

**Audio Performance NICAM:**  
 Frequency response at SCART 1(L+R) output: : 40 Hz - 15 kHz 0  $\pm$  3dB  
 S/N according to DIN 45405, 7, 1967 and PHILIPS standard test pattern video signal: :  $\geq 60$  dB unweighted  
 Harmonic distortion (1 kHz): :  $\leq 0.5\%$

### 1.3.7 Tuning

**Automatic Search Tuning**  
 scanning time without antenna : typ. 3 min. PAL  
 stop level (vision carrier) :  $\geq 37\text{dB}\mu\text{V}$   
 Maximum tuning error of a recalled program :  $\pm 62.5$  kHz  
 Maximum tuning error during operation :  $\pm 100$  kHz























**Tuning Principle**  
 automatic B,G, I, DK and L/L' detection

manual selection in "STORE" mode

## 1.4 Analogue Inputs



















### 1.4.1 SCART 1 (Connected to TV)


Pin Signals:

1	- Audio R	1.8V RMS	
2	- Audio R		
3	- Audio L	1.8V RMS	
4	- Audio GND		
5	- Blue/Chroma GND		
6	- Audio L		
7	- Blue out/ Chroma in	0.7Vpp ± 0.1V into 75 Ohm (*)	
8	- Function switch	<2V = TV >4.5V / <7V = asp. ratio 16:9 DVD >9.5V / <12V = asp. ratio 4:3 DVD	
9	- Green GND		
10	- P50 control		
11	- Green	0.7Vpp ± 0.1V into 75 Ohm (*)	
12	- Nc		
13	- Red/Chroma GND		
14	- fast switch GND		
15	- Red out/ Chroma out	0.7Vpp ± 0.1V into 75 Ohm (*) ± 3dB 0.3Vpp Chroma (burst)	
16	- fast switch		
RGB/ CVBS	or Y <0.4V into 75 Ohm = CVBS >1V / <3V into 75 Ohm = RGB		
17	- Y/CVBS GND OUT		
18	- Y/CVBS GND IN		
19	- CVBS/Y	1Vpp ± 0.1V into 75 Ohm (*)	
20	- CVBS/Y		
21	- Shield		

### 1.4.2 SCART 2 (Connected to AUX)

Pin Signals:

1	- Audio R	1.8V RMS	
2	- Audio R		
3	- Audio L	1.8V RMS	
4	- Audio GND		
5	- Blue/Chroma GND		
6	- Audio L		
7	- Blue in/ Chroma out	± 3dB 0.3Vpp Chroma (burst)	
8	- Function switch		
9	- Green GND		
10	- P50 control		
11	- Green		
12	- Nc		
13	- Red/Chroma GND		
14	- fast switch GND		
15	- Red in/ Chroma in		
16	- fast switch RGB/ CVBS or Y		
17	- CVBS GND OUT		
18	- CVBS GND IN		

19	- CVBS/Y/RGB sync	1Vpp ± 0.1V into 75 Ohm (*)	
20	- CVBS/Y		
21	- Shield		

(\*) for 100% white

### 1.4.3 Audio/Video Front Input Connectors

#### Audio

Input voltage	: 2 Vrms
Input impedance	: >10kΩ

#### Video - Cinch

Input voltage	: 1 Vpp ± 3dB
Input impedance	: 75 Ω

#### Video - YC (Hosiden)

Input voltage Y	: 1Vpp ± 3dB
Input impedance Y	: 75 Ω
Input voltage C	: burst 300 mVpp ± 3 dB
Input impedance C	: 75 Ω

## 1.5 Video Performance

All outputs loaded with 75 Ohm

SNR measurements over full bandwidth without weighting.

### 1.5.1 SCART (RGB)

SNR	: > -65 dB on all output
Bandwidth	: 4.8 MHz ± 2dB

## 1.6 Audio Performance CD

### 1.6.1 Cinch Output Rear

Output voltage 2 channel mode	: 2Vrms ± 2dB
Channel unbalance (1kHz)	: <1dB
Crosstalk 1kHz	: >95dB
Crosstalk 20Hz-20kHz	: >85dB
Frequency response 20Hz- 20kHz	: ±0.2dB max
Signal to noise ratio	: >95 dB
Dynamic range 1kHz	: >85dB
Dynamic range 20Hz-20kHz	: >80dB
Distortion and noise 1kHz	: >85dB
Distortion and noise 20Hz-20kHz	: >75dB
Intermodulation distortion	: >77dB
Mute	: >95dB
Outband attenuation:	: >40dB above 30kHz

### 1.6.2 Scart Audio

Output voltage 2 channel mode	: 1.6Vrms ± 2dB
Channel unbalance (1kHz)	: <1dB
Crosstalk 1kHz	: >85dB
Crosstalk 20Hz-20kHz	: >70dB
Frequency response 20Hz- 20kHz	: ± 0.2dB max
Signal to noise ratio	: >85 dB
Dynamic range 1kHz	: >75dB
Dynamic range 20Hz-20kHz	: >70dB
Distortion and noise 1kHz	: >75dB
Distortion and noise 20Hz-20kHz	: >65dB
Intermodulation distortion	: >70dB
Mute (spin-up, pause, access)	: >85dB
Outband attenuation:	: >40dB above 25kHz

### 1.7 Digital Output

#### 1.7.1 Coaxial

CDDA/LPCM (incl MPEG1)	: according IEC958
MPEG2, AC3 audio	: according IEC1937
DTS	: according IEC1937, amendment 1

### 1.8 Digital Video Input (IEEE 1394)

#### 1.8.1 Applicable Standards

Implementation according:  
 IEEE Std 1394-1995  
 IEC 61883 - Part 1  
 IEC 61883 - Part 2 SD-DVCR (02-01-1997)  
 Specification of consumer use digital VCR's using 6.3 mm magnetic tape - dec.1994  
 Mechanical connection according:  
 Annex A of 61883-1

### 1.9 P50 System Control

Via SCART pin nr 10

### 1.10 Dimensions and Weight

Height of feet	: 10mm
Apparatus tray closed	: WxDxH :435 x 324.5 x 88cm
Apparatus tray open	: WxDxH :435 x 366 x 88cm
Weight without packaging	: app. 4 kg ± 0.5 kg
Weight in packaging	: app. 6.5 kg

### 1.11 Laser Output Power & Wavelength


#### 1.11.1 DVD

Output power during reading	: 0.8mW
Output power during writing	: 20mW
Wavelength	: 660nm

#### 1.11.2 CD

Output power	: 0.3mW
Wavelength	: 780nm

### 1.12 PCB Locations



## 2. Safety Information, General Notes

### 2.1 Safety Instructions

#### 2.1.1 General Safety

Safety regulations require that during a repair:

- Connect the unit to the mains via an isolation transformer.
- Replace safety components, indicated by the symbol ▲, only by components identical to the original ones. Any other component substitution (other than original type) may increase risk of fire or electrical shock hazard.

Safety regulations require that after a repair, you must return the unit in its original condition. Pay, in particular, attention to the following points:

- Route the wires/cables correctly, and fix them with the mounted cable clamps.
- Check the insulation of the mains lead for external damage.
- Check the electrical DC resistance between the mains plug and the secondary side:
  1. Unplug the mains cord, and connect a wire between the two pins of the mains plug.
  2. Set the mains switch to the 'on' position (keep the mains cord unplugged!).
  3. Measure the resistance value between the mains plug and the front panel, controls, and chassis bottom.
  4. Repair or correct unit when the resistance measurement is less than 1 M $\Omega$ .
  5. Verify this, before you return the unit to the customer/user (ref. UL-standard no. 1492).
  6. Switch the unit 'off', and remove the wire between the two pins of the mains plug.

#### 2.1.2 Laser Safety

This unit employs a laser. Only qualified service personnel may remove the cover, or attempt to service this device (due to possible eye injury).

##### Laser Device Unit

Type	: Semiconductor laser GaAlAs
Wavelength	: 650 nm (DVD) : 780 nm (VCD/CD)
Output Power	: 20 mW (DVD+RW writing) : 0.8 mW (DVD reading) : 0.3 mW (VCD/CD reading)
Beam divergence	: 60 degree




Figure 2-1

**Note:** Use of controls or adjustments or performance of procedure other than those specified herein, may result in hazardous radiation exposure. Avoid direct exposure to beam.

### 2.2 Warnings

#### 2.2.1 General

- All ICs and many other semiconductors are susceptible to electrostatic discharges (ESD, ⚡). Careless handling during repair can reduce life drastically. Make sure that, during repair, you are at the same potential as the mass of the set by a wristband with resistance. Keep components and tools at this same potential.

Available ESD protection equipment:

- Complete kit ESD3 (small tablemat, wristband, connection box, extension cable and earth cable) 4822 310 10671.
- Wristband tester 4822 344 13999.
- Be careful during measurements in the live voltage section. The primary side of the power supply (pos. 1005), including the heatsink, carries live mains voltage when you connect the player to the mains (even when the player is 'off!'). It is possible to touch copper tracks and/or components in this unshielded primary area, when you service the player. Service personnel must take precautions to prevent touching this area or components in this area. A 'lightning stroke' and a stripe-marked printing on the printed wiring board, indicate the primary side of the power supply.
- Never replace modules, or components, while the unit is 'on'.

#### 2.2.2 Laser

- The use of optical instruments with this product, will increase eye hazard.
- Only qualified service personnel may remove the cover or attempt to service this device, due to possible eye injury.
- Repair handling should take place as much as possible with a disc loaded inside the player.
- Text below is placed inside the unit, on the laser cover shield:



Figure 2-2

#### 2.2.3 Notes

##### Dolby

Manufactured under licence from Dolby Laboratories. "Dolby", "Pro Logic" and the double-D symbol are trademarks of Dolby Laboratories. Confidential Unpublished Works.  
©1992-1997 Dolby Laboratories, Inc. All rights reserved.




Figure 2-3

##### Trusurround

TRUSURROUND, SRS and symbol (fig 2-4) are trademarks of SRS Labs, Inc. TRUSURROUND technology is manufactured under licence from SRS Labs, Inc.



Figure 2-4

**Video Plus**

"Video Plus+" and "PlusCode" are registered trademarks of the Gemstar Development Corporation. The "Video Plus+" system is manufactured under licence from the Gemstar Development Corporation.



Figure 2-5

**Macrovision**


This product incorporates copyright protection technology that is protected by method claims of certain U.S. patents and other intellectual property rights owned by Macrovision Corporation and other rights owners.

Use of this copyright protection technology must be authorized by Macrovision Corporation, and is intended for home and other limited viewing uses only unless otherwise authorized by Macrovision Corporation. Reverse engineering or disassembly is prohibited.

## 3. Directions For Use

### The remote control

<b>MONITOR:</b>	Monitor: This button lets you switch between the TV receiver (internal tuner) in the DVD recorder (TV picture on the TV set) and playback on the DVD recorder.
<b>STANDBY <math>\odot</math></b>	Switch on or off: To switch set on or off, alternate menu function, interrupt a programmed recording (TIMER).
<b>TV/DVD</b>	TV/DVD switch: Switches the start socket: EXT 2 AUX-VIDEO directly to the TV set. This lets you watch the picture from any unit connected to the start socket (set-top box, video recorder or satellite receiver) and to the same time record from another source. If you have not connected a device to the EXT 2 AUX-VIDEO socket, use this button to switch between TV reception and the DVD recorder. But this only works if you use a start cable to connect the TV set to your DVD recorder (EXT 1 TO TV-VIDEO socket) and your TV set responds to this switch-over.
<b>TIC</b>	Total/Chapter: Chooses the TIC (Chapter) directly from the menu bar. If TIC appears in the display, the index menu from a recorded disc or an introductory film will be shown. In this case, this function is not available.
<b>PLAY MODE</b>	Playback type: Chooses between repeat, shuffle play and stop-erase.
<b>REC MODE</b>	Record type (quality): To select the maximum possible record time.
<b>0-9</b>	Number buttons: 0 - 9.
<b>DISC-MENU</b>	Disc menu: To show the DVD menu or the index screen.
<b>SYSTEM-MENU</b>	System menu: Call up/cancel the main menu (menu bar at the top of the screen).
<b>SELECT</b>	Select: Select function/value.
<b>OK</b>	Screen/confirm: To stop or confirm entry.
<b>Left/Right</b>	Cursor keys: Cursor left, right.
<b>CH+ <math>\blacktriangle</math></b>	Cursor buttons/Plus: Cursor up/Next programme number.
<b>CH- <math>\blacktriangledown</math></b>	Cursor buttons/Minus: Cursor down/Previous programme number.
<b>TIMER</b>	TIMER: To make a TIMER programming with ShowView/without ShowView or to start or clear a programmed TIMER.
<b>FSS <math>\times</math></b>	EDIT: For displaying the edit menu for DVD-R(W) discs, for setting chapter markers.
<b>RETURN</b>	Back: Return to previous menu on a video CD (VCD). This also works with some DVDs.
<b>CLEAR</b>	Delete: To delete last entry or clear programmed recording (TIMER).
<b>PLAY <math>\blacktriangleright</math></b>	Play/stop: To play a recorded film.



144

**Select previous title/search backwards:**  
Briefly press the button during playback: Previous chapter/film or previous title.  
Hold down the button: Search backwards.  
Hold down button during still picture, slow motion backwards.

**Select next title/search forwards:**  
Briefly press the button during playback: Next chapter/film or next title.  
Hold down the button: Search forwards.  
Hold down button during still picture, slow motion forwards.

**STOP  $\blacksquare$**   
Stop: Stop playback/recording, except with programmed recording (TIMER).  
Hold down button, opens and closes the disc tray.

**AUDIO**  
Audio: Select the audio language. For recording (language 1 or 2).

**REC/OTR  $\bullet$**   
Record: Record the current TV channel.

**PAUSE  $\|\$**   
Pause (still picture): If this button is pressed during playback, the DVD recorder switches to pause. You will see a still picture. If this button is pressed during recording, the DVD recorder will also switch to pause.

### Additional TV functions

This will only work with TV sets with the same remote control code (SCS) (e.g. Philips TV sets).

**TV VOLUME  $+$**  TV volume: Increase TV volume.

**TV VOLUME  $-$**  TV volume: Reduce TV volume.

For the following functions you need to hold down the button at the side DVDTV and then select the function you need with the appropriate button.

**STANDBY  $\odot$**  Switching the TV off.

**0-9** Number buttons: 0 - 9.

**CH+  $\blacktriangle$**  TV programme number: To select a higher programme number.

**CH-  $\blacktriangledown$**  TV programme number: To select a lower programme number.



Front of the device



ENGLISH

RECORD

- STANDBY/ON** Switches on or off. To switch off or on, insert a function keypad's program recording (P) key.
- OPEN/CLOSE** Open/close disc tray. Operates the tray.
- RECORD** Record. Record the current TV channel.
- Playback** To play a recorded disc.
- Fast Forward** Select previous still/search backward.
- Fast Reverse** Select next still/search forward.
- Stop** Stop. Immediate playback/stop.

Behind the flap at the right-hand corner on the front



- S-VIDEO** S-Video socket: Connection of S-Video (HiG) camcorders or S-Video video recorder's (programme number) (P) key.
  - Video** Video input socket: Connection of camcorder or video recorder's (programme number) (P) key.
  - White/red socket** Audio input socket left/right: Connection of camcorder or video recorder's (programme number) (P) key.
- Switching between the S-VIDEO and VIDEO sockets takes place automatically. If both sockets are in use, the signal at the S-VIDEO socket has priority.
- DV IN** i-Link/DV socket (digital video input, IEEE 1394, FireWire): Connecting a digital camcorder or other suitable device (programme number) (P) key.

Back of the unit



- ~ MAINS** Mains socket: Connection to the mains supply (230V/50Hz).
- ANTENNA IN** Aerial input: Connection of the aerial.
- TV OUT** Aerial output: Connection of the TV set.
- EXT 2 AUX-IO** Scart socket 2: Connection of an additional device (satellite receiver, set-top box, video recorder, camcorder, etc.).
- EXT 1 TO TV-IO** Scart socket 1: Connection of a TV set, RGB output.

Output sockets (AUDIO/VIDEO OUT)

- OUT S-VIDEO (Y/C)** S-Video output: Connection of an S-Video-compatible TV set.
- OUT VIDEO (CVBS)** Video output (yellow socket): Connecting a TV set with a video input (CVBS, Composite Video).
- OUT L AUDIO R** Analogue audio output (white/red sockets): Connection of a TV set with audio input sockets or connection of an additional device.

Output socket (DIGITAL AUDIO OUT)

- DIGITAL AUDIO OUT** Digital audio output: Connection of a digital audio device (mp3/MP3/MP3PRO).

The symbols on your DVD recorder display

- These symbols can light up on your DVD recorder display:
- 
- Multi-function (playback) key
  - Clock
  - Discontinues playing time
  - CTR switch-off time
  - Title name
  - Display of the programme number of the TV channel playing
  - Time/minute name function
  - Display of information and alarm



**ENGLISH**

<b>SAT</b>	A satellite recording has been programmed.
<b>TIMER</b>	A recording (timer) has been programmed.
<b>OK</b>	A remote control signal has been received.
<b>VPS/PDC</b>	Video programming system / programme delivery control A, VPS or PDC code will be transmitted for the selected TV program.
<b>LANG II</b>	During playback a (H)S channel tone was detected on a (H)S channel tone was received. 1 or 3 lights up depending on which sound channel has been selected.

**Messages in the DVD recorder display**

**REPAIRING**

The following messages may appear in your DVD recorder display.

<b>DISC FULL</b>	The DVD recorder is in initial installation mode. Switch the TV on, then read the paragraph on 'Initial installation' in 'Installing your DVD recorder'.
<b>NO SIGNAL</b>	No input signal available (signal inadequate or unstable).
<b>OPEN</b>	The remote on the screen is active.
<b>OPENING</b>	Disc tray opening.
<b>TRAY OPEN</b>	Disc tray open.
<b>CLOSING</b>	Disc tray closing.
<b>READING</b>	Disc being read.
<b>RETRY UNIT</b>	Once recording has been successfully completed the table of contents is created.
<b>UNIT READY</b>	The menu structure is created after the first recording has been made on a new disc.
<b>CDP2 PRO?</b>	You have tried to copy a copy-protected DVD/video cassette.
<b>UNIT?</b>	Power up until this message disappears. The DVD recorder is busy performing a task.
<b>NO DISC</b>	A disc has not been inserted for recording. If a disc has been inserted, it cannot be read.
<b>INFO</b>	Information about the inserted DVD is displayed on the screen.
<b>NO DISC?</b>	The DVD recorder is processing the changes to make them DVD compatible.
<b>EMPTY DISC</b>	The entire disc is erased.


<b>EMPTY DISC</b>	The disc inserted is either new or has been completely erased (no recordings).
<b>PROTECTED</b>	The disc is protected against recording.
<b>MAX TITLE</b>	The maximum number of titles per disc has been reached. The maximum number of titles per disc is 48.
<b>MAX CHAP</b>	The maximum number of chapters per title has been reached. The maximum number of chapters per title is 124.
<b>DISC FULL</b>	The disc is full. There is no space for new recordings.
<b>ERR. DISC</b>	A disc with PAL recordings has been inserted. The machine is trying to record an NTSC signal. Insert a new disc or one that contains NTSC recordings.
<b>ERR. DISC</b>	A disc with NTSC recordings has been inserted. The machine is trying to record a PAL signal. Insert a new disc or one that contains PAL recordings.
<b>RECORDING</b>	An illegal action (e.g. <b>OPEN/CLOSE</b> buttons) was attempted during recording.
<b>PREP. TITLE</b>	Playback was started for an empty title or the following title is empty.
<b>DISC FULL</b>	An attempt has been made to record during playback of a protected disc. This message appears if an attempt is made to insert a chapter marker / <b>FSS</b> (X button).
<b>DISC ERR.</b>	An error occurred whilst writing the table. If this error keeps occurring, please clean the disc or use a new one. For instructions on how to clean a disc see the section on 'Cleaning the disc' in the next chapter.
<b>DISC STOPPED</b>	An error occurred whilst writing the table. Recording was continued, the error was stopped.
<b>SETUP</b>	After the automatic search the menu for setting the date/time will appear on the screen.
<b>NO TV CH</b>	During the automatic search the TV channel found has counted.
<b>NO TV CH?</b>	The disc tray cannot be closed/opened.
<b>SAFE REC?</b>	The new recording will be added at the end of all the other recordings (SAFE RECORD).
<b>LEGAL TV</b>	Data is being transferred from the 'Backup' TV.
<b>DISC FORMAT</b>	Disc format.

# 2 Connecting the DVD recorder

## Preparing the remote control for operation

The remote control and its batteries are packed separately in the original DVD recorder packaging. You must insert the batteries in the remote control before use - described in the following section.

- 1 Take the remote control and the enclosed batteries (2 batteries).
- 2 Open the battery compartment, insert the batteries as shown and then close the battery compartment.



The remote control is now ready to use. Its range is approximately 5 to 10 meters.

**Tip**  
 Aim correctly  
 In the following sections, you will need the remote control for the first time. Aim the remote control at the DVD recorder and not at the TV set.



## Connecting your DVD recorder to the TV set

The necessary cable connections must be made before you can record or playback TV programmes using your DVD recorder.

Connect the DVD recorder directly to your TV set. If there is a video recorder in between the picture quality may be poor.

We recommend that you use a smart cable to connect your TV set and DVD recorder.

**What is a smart cable?**  
 This smart or Easy AV cable comes as its universal connector for picture, sound and control signals. With this type of connection, there is practically no loss of quality in picture or sound transmission.



ENGLISH

When you install your DVD recorder for the first time, select one of the following options:

**Connecting with a smart cable and Easy Link**  
 If your TV set is equipped with Easy Link, Cinema Link, NeoTVView Link, O-Link, Smart Link, MegaLink, DigitalLink, ... and you wish to use a smart cable:

**Connecting with a smart cable without Easy Link**  
 If your TV set is not equipped with Easy Link, Cinema Link, NeoTVView Link, O-Link, Smart Link, MegaLink, DigitalLink, ... and you wish to use a smart cable:

**Connecting with an S-Video/Cycable**  
 If your TV set is equipped with an S-Video/VHS socket:


**Connecting with video(CVBS) cable**  
 If your TV set is equipped only with an video(CVBS) socket:

## Connecting with a smart cable and 'Easy Link'

Your DVD recorder can exchange information with your TV set using Easy Link. Your TV channels can also be transferred in the same order from your TV set to your DVD recorder using Easy Link.  
 Please see your TV's operating instructions.

Have the following cables ready:  
 an aerial cable (1, optional), a mains cable (2, supplied), a special smart cable (3, suitable for Easylink).

- 1 Switch off your TV set.
- 2 Remove the aerial cable plug from your TV set, insert it into the **ANTENNA IN** socket at the back of the DVD recorder.
- 3 Insert one end of the supplied aerial cable into the **TV OUT** socket at the back of the DVD recorder and the other end into the aerial input socket at the back of the TV set.
- 4 Plug in a special smart cable (for Easylink) into the smart socket **EXT 1 TO TV-INO** at the back of the DVD recorder and the corresponding smart socket at the back of the TV set (see TV set operating instructions).



### Connecting with a scart cable without 'Easy Link'

Have the following cables ready:  
an aerial cable (1, supplied), a mains cable (2, supplied), a scart cable (3)



1 Remove the aerial cable plug from your TV set. Insert it into the ANTENNA IN socket at the back of the DVD recorder.



2 Insert one end of the supplied aerial cable into the TV OUT socket at the back of the DVD recorder and the other end into the aerial input socket at the back of the TV set.



3 Plug a scart cable into the scart socket EXT 1 TO TV-10 at the back of the DVD recorder and the scart socket for the DVD recorder at the back of the TV set (see TV set operating instructions).



My TV set has several scart sockets. Which one should I use?  
Select the scart socket that is suitable for both video output and for video input.

My TV set shows me a selection menu for the scart socket.  
Select 'VCR' as an option for this scart socket.

4 Switch on the TV set.



5 Insert one end of the supplied mains cable into the mains socket ~MAINS at the back of the DVD recorder and the other end into the wall socket.

The most important features of the DVD recorder will appear in scrolling text on the display. After the first installation is completed this function will be switched off. How you switch on this function again, read in this chapter 'User preference' in the section 'standby'.

6 Switch on the DVD recorder using STANDBY/ON (ON) button. '15 TV DIS' will appear on the display.

7 If the connection was properly made and your TV was automatically switched to the programme number for the scart socket, eg 'EXT', '9', 'AV', you will see the following picture.

### ENGLISH

6 Switch on the TV set.

Insert one end of the supplied mains cable into the mains socket ~MAINS at the back of the DVD recorder and the other end into the wall socket.



7 A message appears on the screen announcing that the transfer has started. 'EFT3: 158' appears on the display during transfer. The TV set transfers all saved TV channels in the same order, to the DVD recorder. This may take several minutes.



\* 'Time', 'Year', 'Month', 'Date' appears on the TV screen. Normally the date and time are taken from the data sent by the TV channel stored on programme 001. If an aerial signal is too weak or there is excessive interference, you should set the date and time manually.  
1 Check if the time in 'Time' is correct.  
2 If required, change the time with the number buttons 0-9 on your remote control.  
3 Select the next line with CH+ or CH-.  
4 Check if the displayed setting for 'Year', 'Month' and 'Date' are correct.  
5 When all information is correct, test by pressing OK.



### Problem

\* I can see more translation menus on my TV set. Not all the necessary data has been transferred. Please enter the settings by hand as follows. For more information on the various functions see 'initial installation' in 'handling your DVD recorder'.  
1 Select the desired audio language using CH- or CH+ and confirm with OK.  
2 Select the desired subtitle language with CH- or CH+ and confirm with OK.  
3 Select the desired screen format position using CH- or CH+.  
4:3 letterbox For a 4:3 TV set, screen format (black bars above and below the picture).  
4:3 panoramic For a 4:3 TV set full height format with the sides cut off.  
16:9 For a 16:9 TV set.  
4 Confirm with OK.  
5 Select the country of your residence with CH- or CH+.  
6 If your country does not appear, select 'Other'.  
7 Confirm with OK.



### Problem

Initial installation is now complete.



**Problem**


- My screen is empty.
- Many TV sets are switched by the DVD recorder to the programme number for the start socket by way of a control signal sent through the start cable.
- If the TV set does not automatically switch to the start socket programme number, manually change to the corresponding programme function on your TV set (see your TV's operating instructions).
- Check that the start cable is connected from the TV set to the EXT 1 TO TV-INO socket on the DVD recorder. The EXT 2 AUX-INO socket is intended only for additional devices.

ENGLISH

Thus, read the paragraph on 'initial installation' in 'installing your DVD recorder'.

### Connecting with an S-Video(Y/C)cable

This connecting cable, also known as the S-Video cable, is used to transmit the brightness signal (Y signal) and colour signal (C signal) separately. This mini DIN socket/plug is also called a Horseshoe socket/plug.



1 Remove the serial cable plug from your TV set. Insert it into the **ANTENNA IN** socket at the back of the DVD recorder.

2 Insert one end of the supplied serial cable into the **TV OUT** socket at the back of the DVD recorder and the other end into the serial input socket at the back of the TV set.

3 Insert one end of an S-Video(Y/C) cable into the **OUT S-VIDEO (Y/C)** socket at the back of the DVD recorder and the other end into the S-Video (Y/C) input socket on the TV set (usually labelled S-Video in or S-Video in). See TV operating instructions.



4 Insert one end of the supplied audio (Cinch) cable into the red/white Check socket **OUT L AUDIO R** at the back of the DVD recorder and the other end into the audio input socket (usually red/white) on the TV set (usually labelled 'Audio in' or 'AV in'). See TV operating instructions.



5 Switch on the TV set. Switch the TV set over to the S-Video input socket or select the relevant programme number. Please see your TV's operating instructions for the programme number you need.

6 Insert one end of the supplied mains cable into the mains socket. ~MAINS at the back of the DVD recorder and the other end into the wall socket.


The most important features of the DVD recorder will appear in scrolling text on the display. After the first installation is completed the functions will be switched off. How you switch on this function again, read in the chapter 'User preferences' in the section 'standby'.

7 Switch on the DVD recorder using **STANDBY/ON** (S.T) [DIP] will appear on the display.

Then, read the paragraph on 'initial installation' in 'installing your DVD recorder'.

### Connecting with video(CVBS) cable

This cable, usually with yellow Check connectors, is used for transmitting the Composite Video signal (FBAS, CVBS). In this method of transmission the colour signal and the brightness signal are transmitted on the same cable. In certain circumstances, this can lead to problems with the pictures, such as 'Snow' patterns.




1 Remove the serial cable plug from your TV set. Insert it into the **ANTENNA IN** socket at the back of the DVD recorder.

2 Insert one end of the supplied serial cable into the **TV OUT** socket at the back of the DVD recorder and the other end into the serial input socket at the back of the TV set.

Have the following cables ready:  
 an aerial cable (1, supplied), a mains cable (2, supplied), a video (CVBS)cable (3, supplied, yellow plug), an audio cable (4, supplied, red/white plug).

# 3

## Connecting additional devices



**3** Insert one end of the supplied video (CVBS) cable into the yellow Check socket **OUT VIDEO (CVBS)** at the back of the DVD recorder and the other end into the video input socket (usually yellow) on the TV set (usually labelled 'Video In' or 'AV In'. See TV operating instructions).

**4**

Insert one end of the supplied audio (Check) cable into the red/white Check socket **OUT L AUDIO R** at the back of the DVD recorder and the other end into the audio input socket (usually red/white) on the TV set (usually labelled 'Audio In' or 'AV In'. See TV operating instructions).

**5**

Switch on the TV set. Switch the TV set over to the Video/Audio input socket or select the relevant programme number. Please see your TV's operating instructions for the programme number you need.

**6**

Insert one end of the supplied mains cable into the mains socket **MAINS** at the back of the DVD recorder and the other end into the wall socket.



The most important features of the DVD recorder will appear in scrolling text on the display. After the first installation is completed this function will be switched off. How you switch on this function again, read in the chapter 'User preferences' in the service 'standby'.

**7**

Switch on the DVD recorder using **STANDBYON** (TV) (P) will appear on the display.


Then, read the paragraph on 'Initial installation' in 'Installing your DVD recorder'.

ENGLISH

### Connecting additional devices to the second scart socket

You can connect additional devices such as decoders, satellite receivers, camcorders, etc. to the **EXT 2 AUX-IO** socket. When playback is started on this additional device the DVD recorder automatically connects the **EXT 2 AUX-IO** start socket with the **EXT 1 TO TV-IO** start socket. You will then see the picture from the additional device on your TV set, even if the DVD recorder is switched off.

The **TV/DVD** button on the remote control allows you to switch between playback through the **EXT 2 AUX-IO** start socket and playback from the DVD recorder.



### Connecting additional video recorders

You can connect a video recorder to the **EXT 2 AUX-IO** socket. If you have an S-VIDEO video recorder you can also use the **OUT S-VIDEO (Y/C)** socket and the **OUT L AUDIO R** sockets.

#### Please note:

Most prerecorded video cassettes and DVDs are copy-protected. If you try to copy them you will see the message "[COPY PROTECT]" on the DVD recorder's display.

**\*When copying video cassettes the display on the DVD recorder shows "NO SIGNAL"\***

- ✓ Check that the cable is plugged in firmly.
- ✓ If a recording is made from a video recorder, change the tracking on the video recorder.
- ✓ The DVD recorder may not be able to recognize the video input signal if this signal is poor or does not comply with relevant standards.

**\*When 1 copy DVD video discs or prerecorded video cassettes the picture is fuzzy and the brightness varies\***

- ✓ This happens if you try to copy DVDs or video cassettes that have been copy-protected. Even though the picture on the TV is fine the recording on a DVD-R(W) is faulty. This interference is unavoidable with copy-protected DVDs or video cassettes.

**Problem**

### Connecting audio devices to the digital audio socket



At the back of the DVD recorder there is a digital audio output socket: **DIGITAL AUDIO OUT** for an coaxial cable.

These can be used to connect the following:  
 -> an **AV receiver** or an **AV amplifier** with a digital multi-channel sound decoder  
 -> a receiver with two-channel digital stereo (PCM)

#### Digital multi-channel sound

Digital multi-channel sound offers the best possible sound quality. You will need a multi-channel AV receiver or amplifier that supports at least one of the audio formats of the DVD recorder (Dolby Digital and DTS). Consult the operating instructions for your receiver to find out which audio formats it supports.



#### Problem

\***AS I can hear from my loudspeakers it is loud distorted noise**  
 -> This receiver is not compatible with the digital audio format of the DVD recorder. The audio format of the DVD disc is displayed in the menu window when you switch to source language. Playback in the digital audio associated format is only possible if the receiver has a digital multi-channel sound decoder.

### Connect camcorder to the front sockets

To copy camcorder recordings, you can use the front sockets. These sockets are located behind the flap on the left hand side.

#### Best picture quality

If you have a DV or Digital 8 camcorder, connect the **DV IN** input of the DVD recorder to the appropriate DV output on the camcorder. When films are transferred the original recording data and time are stored as DVD subtitles. On playback, this data can be displayed on the TV screen by using the function (Subtitles).


#### Very good picture quality

If you have a Hi8i or S-VHSiC<sup>®</sup> camcorder, connect the **S-VIDEO** input of the DVD recorder to the appropriate S-VIDEO output on the camcorder. You must also connect the audio input **left AUDIO** right on the DVD recorder to the audio output on the camcorder.

#### Good picture quality

If you have a camcorder that only has a single video output (Composite Video, CVBS), connect the **VIDEO** input on the DVD recorder to the appropriate output on the camcorder. You must also connect the audio input **left AUDIO** right on the DVD recorder to the audio output on the camcorder.

### Connecting audio devices to the analogue audio sockets



Two audio output sockets: **OUT L AUDIO R** are located on the back of the DVD recorder (audio signal output left/right)

These can be used to connect the following:  
 -> a receiver with Dolby Surround Pro Logic  
 -> a receiver with two-channel analogue stereo




#### Can I use the 'Phono' input on my amplifier?

This socket (input) on the amplifier is designed only for record players without preamplifiers. Do not use this input for connecting the DVD recorder.  
 The DVD recorder or the amplifier may be damaged as a result.

ENGLISH

# 4 Installing your DVD recorder



## Initial installation

After successfully connecting your DVD recorder to the TV set and other additional devices as described in the previous chapters, this chapter will show you how to start the initial installation. The DVD recorder automatically seeks out and stores all available TV channels.

ENGLISH

**Tip**  
 Connecting additional devices  
 If you have connected additional devices such as a satellite receiver to the aerial cable, watch them on. The automatic channel search will recognize it and save it.  
 No aerial connected  
 Even if you only want to use the DVD recorder to play back or have only connected a satellite receiver, you must still complete the initial installation. This is necessary to fix the last settings up stored correctly. Once initial installation is complete you can use the DVD recorder as normal.

1 **Menu language**  
 English  
 Español  
 Français  
 Italiano  
 Deutsch  
 Press OK to continue

1 Select the desired language for the on-screen menu by pressing **CH-▼** or **CH+▲**.  
**What is an on-screen menu?**  
 The multi-language on-screen menu allows the mystery art of using your new DVD recorder. All settings and/or functions are displayed on your TV screen in the selected language.

2 **Audio language**  
 English  
 Español  
 Français  
 Italiano  
 Deutsch  
 Press OK to continue

2 Confirm with **OK**.  
 3 Select the desired audio language using **CH-▼** or **CH+▲**.  
**What is an audio language?**  
 The DVD will play the sound in the language you select, provided the language is available on the disc. If it is not available on the disc the first language on the DVD will be used instead. The DVD Video Chao menu, if available, will also be displayed in the language you select.

4 **Subtitle language**  
 English  
 Español  
 Français  
 Italiano  
 Deutsch  
 Press OK to continue

4 Confirm with **OK**.  
 5 Select the desired language for the subtitles by pressing **CH-▼** or **CH+▲**.  
**What is the subtitle language?**  
 The subtitle will be displayed in the language you select, provided the language is available on the disc. If it is not available on the disc the first language on the DVD will be used instead.

7 **TV Stage**  
 4:3 letterbox  
 4:3 panscan  
 16:9  
 Press OK to continue

7 Select the desired screen format position using **CH-▼** or **CH+▲**. These settings will only be used if you insert a DVD that contains this information.  
**Which screen formats can I select?**  
 4:3 letterbox for a wide-screen (anamorphic) picture with black bars at the top and bottom.  
 4:3 panscan for a full-height picture with the sides trimmed.  
 16:9 for a wide-screen TV set (transmission ratio 14:9).

8 **Country**  
 Austria  
 Belgium  
 Denmark  
 Finland  
 France  
 Press OK to continue

8 Confirm with **OK**.  
 9 Select the country of your residence with **CH-▼** or **CH+▲**. If your country does not appear, select **Other**.  
**Why do I have to select a country?**  
 To call up the specific settings for the respective country, you must first install the country.

10 **Installation**  
 Automatic  
 Antenna (satellite)  
 Searching for TV channels  
 80 Channels found  
 Press OK to continue

10 Confirm with **OK**.  
 11 After you connect the aerial for cable TV, satellite receiver, etc.) to the DVD recorder, press **OK**. The automatic TV channel search starts. '80(?)' will appear on the display.  
**The DVD recorder cannot find any TV stations**  
 ✓ Select channel 1 on the TV set. Can you see the stored TV channel on the TV set?  
 If not, check the cable connection from the aerial (aerial socket) to the DVD recorder and to the TV set.  
 ✓ Please have patience.  
 The DVD recorder searches the entire frequency range in order to find and save the largest possible number of TV channels.  
 ✓ If you have not connected an aerial, go through all the tests settings right to the end and then, if you wish, start the automatic search (see Automatic TV station search).


12 **Automatic search**  
 Automatic search  
 Press OK to continue

12 When the automatic TV channel search is complete, 'Automatic search complete' will appear on the TV screen. 'Time', 'Year', 'Month', 'Date' will then appear on the TV screen.  
 13 Check if the time in 'Time' is correct.  
 14 If required, change the time with the number buttons 0-9 on your remote control.  
 15 Select the next line with **CH+▲** or **CH-▼**.



### Allocating a decoder

Some TV channels send coded TV signals that can only be viewed properly with a purchased or rented decoder. You can connect such a decoder (descrambler) to your DVD recorder. The following function automatically activates the connected decoder for the TV channel you want to watch.



#### How do I allocate the decoder for Easy Link?

If your TC=V set supports 'Easy Link' the decoder must be assigned to the relevant TV channel on the TV set (see the operating instructions for your TV set). Settings cannot then be made in this menu.



- 16 Check if the displayed settings for 'Year', 'Month' and 'Date' are correct.
- 17 When all information is correct, save by pressing **OK**.

The initial installation is now complete.

#### Satellite receiver

If you are connecting a satellite receiver, please read the section on 'Using a satellite receiver'.

#### Decoder

If you are connecting a decoder, you must install it as described in the next section.



#### Tip



#### Problem

\*Sound may be distorted on some TV channels.

✓ If the sound is distorted on any of the stored TV channels or if there is no sound at all, the wrong TV system may have been stored for the TV channel. Read 'Manual TV channel search' for information on how to change the TV system.

### Using a satellite receiver

TV channels from a satellite receiver (connected to scart socket **EXT 2 AUX-I/O**) are received on the DVD recorder on programme number **EXTZ**.

If necessary, use the **MONITOR** button to switch to the internal tuner. Select programme number **EXT1** with **0** on the remote control and then select programme number **EXTZ** with **CH-**. You should select the TV channels to be received by the satellite receiver directly on the receiver itself.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Use the **CH+▲** and **CH-▼** buttons or the number buttons **0-9** on the remote control to select the TV channel for which you want to use the decoder. If necessary, use the **MONITOR** button to switch to the internal tuner.
- 4 Press the **SYSTEM-MENU** button on the remote control. The menu bar appears.
- 5 Select **TR** symbol with **◀** or **▶**.
- 6 Select **'Installation'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 7 Select **'Manual search'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 8 Select **'Decoder'** using **CH-▼** or **CH+▲**.
- 9 Select **'On'** with **◀** or **▶**.

**How do I switch the decoder off again?**  
Use **▶** to select **'Off'** in the **'Decoder'** line on the screen (Decoder off).

Confirm with **OK**.

To end, press **SYSTEM-MENU**.



Your decoder has now been allocated to this TV channel.

### Manual TV channel search

In some cases, not all of the available TV channels may have been found and stored during initial installation. In this case, you will need to search for and store the missing or coded TV channels manually.



ENGLISH



**Tip**

**Manual search with EasyLink**

With 'Easy Link', the DVD recorder will automatically download the TV channels stored on the TV set. This is why some lines have no function. To store new TV channels, they must first be stored on the TV set. The information will then be transferred to the DVD recorder automatically.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 4 Select **↑** symbol with **◀** or **▶**.
- 5 Select **'Installation'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Select **'Manual search'** using **CH-▼** or **CH+▲** and confirm with **▶**.



- 7 In **'Channel/freq'**, select the desired display using **▶**.  
**'Freq.'** (frequency), **'CH'** (Channel), **'S-CH'** (Special/hyperband channel)
- 8 In **'Entry/search'**, enter the frequency or channel of the TV station using the number buttons **0..9**.

**\* I don't know the channel for my TV station**

✓ In this case, press **▶** to start the automatic search. A changing channel number/frequency number will appear on the TV screen. Continue the automatic search until you have found the TV channel you are looking for.

- 9 Using **◀** or **▶** in **'Programme number'**, select the programme number you want to use for the TV channel, e.g. **01**.



**Problem**

**How can I change the symbol of a TV channel?**

- 1 In **'TV channel name'**, press **▶**.
- 2 Select the desired symbol position using **◀** or **▶**.
- 3 Change the symbol at the symbol position with **CH-▼** or **CH+▲**.
- 4 Select the next symbol position in the same way.
- 5 Keep pressing **▶** until the cursor disappears.



**Tip**

**How can I change the TV system of the TV channel?**

In **'TV system'**, use **◀** or **▶** to select the TV system that produces the least distortion of picture and sound.

**What is NICAM?**

NICAM is a digital sound transmission system. Using NICAM, you can transmit either 1 stereo channel or 2 separate mono channels. However, if reception is poor and the sound distorted you can turn off NICAM.

In **'NICAM'**, select **'Off'** using **◀** or **▶**.

**How can I improve the automatic process for storing channels?**

To change the automatic process for storing channels (fine tuning), select **'Fine tuning'**.

Using **◀** or **▶** you can try to fine-tune the TV channel manually.




**Tip**

- 10 Press **OK** to store the TV channel.
- 11 To search for other TV channels, begin again at 8.
- 12 To end, press **SYSTEM-MENU**.

### Sorting TV channels automatically (Follow TV)

When the automatic channel search function is activated, the TV channels are stored in a specific order. This may differ from the order in which the TV channels appear on your TV set. This function changes the order of the TV channels stored in your DVD recorder to match the order on the TV set.

This only works if the DVD recorder (**EXT 1 TO TV-I/O socket**) and the TV set are connected with a scart cable.



**What does EasyLink do?**

If your TV set supports 'EasyLink...', TV channels will be stored during initial installation in the same order as they appear on the TV set. To store the TV channels in a different order, you'll need to change the order on the TV set. When you start the Follow TV function the information is transferred again from the TV set.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.


## Automatic TV channel search

During installation, all available TV channels are searched for and stored. If the channel assignments of your cable or satellite TV provider change or if you are reinstalling the DVD recorder, e.g. after moving house, you can start this procedure again. This will replace the stored TV channels with the new ones.



### What does Easy Link do?

With EasyLink, you can search for and store TV channels only on the TV set. These settings are accepted by the DVD recorder. Use this function to start the transfer of TV channels from the TV set.



- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 4 Select **TV** symbol with **◀** or **▶**.
- 5 Select **Installation** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Select **Autom. search** using **CH-▼** or **CH+▲**.
- 7 Press **▶**.
- 8 The automatic TV channel search starts. This allows the DVD recorder to save all available TV channels. This procedure may take several minutes.
- 9 When all the TV channels have been found, **Autom. search complete** will appear on the TV screen.
- 10 To end, press **SYSTEM-MENU**.

You can read about how to search for a TV channel manually in 'Manual TV channel search'.



## ENGLISH

- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press the **SYSTEM-MENU** button on the remote control. The menu bar appears.
- 4 Select **TV** symbol with **◀** or **▶**.
- 5 Select **Installation** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Select line **Follow TV** with **CH-▼** or **CH+▲** and confirm with the **▶** button.
- 7 Confirm the message on the screen with **OK**. **TV** will appear in the DVD recorder display.
- 8 Select programme number **1** on the TV set.



**Problem**  
 \* I cannot switch my TV set to programme number '1'.  
 ✓ If you have connected additional devices to the **EXT 2 AUX-IO** socket, please disconnect these devices. Other connected devices may have switched the TV set to the programme number of the start socket.

- 9 Confirm with **OK** on the DVD recorder remote control. **TV** will appear in the display. The DVD recorder compares the TV channels on the TV set and the DVD recorder. If the DVD recorder finds the same TV channel as on the TV set it stores it at 'P01'.

**Problem**  
 \* 'No TV' will appear in the display. The DVD recorder is not receiving a video signal from the TV set.  
 ✓ Check the connectors at both ends of the start cable.  
 ✓ Check your TV's operating instructions to see which start socket is used for video signals.  
 ✓ If the problem persists, you won't be able to use this feature. Please read 'Adding and cleaning TV channels manually'.

**Tip**  
 Wait until for example **TV 12** appears in the display.  
 Select the next programme number on the TV set, e.g. '2'.  
 Confirm with **OK** on the DVD recorder remote control.



**Deleting sorting**  
 You can delete incorrect TV channel sorting by pressing **◀**.


- 10 Repeat steps 10 to 12 until you have assigned all the TV channels.
- 11 To end, press **SYSTEM-MENU**.

### Adding and clearing TV channels manually

After you have performed the automatic channel search you may not agree with the sequence in which the individual TV channels have been allocated to the programme positions (programme numbers). You can use this function to rearrange the TV channels already stored or to delete TV channels you don't want or those with poor reception.

**EasyLink**  
With EasyLink, you can search for and store TV channels only on the TV set. These settings are then accepted by the DVD recorder.  
That is why you cannot select this function manually.

**Tip**  
The teletext clock resets automatically if you store a TV channel which transmits TXT/PDC as programme number. The date and time will automatically be transmitted and correctly updated. As a result, the changes from summer time to winter time and back again will be made automatically.



- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder. Press the **SYSTEM-MENU** button on the remote control. The menu bar appears.
- 3 Select **TV** symbol with **▲** or **▶**.
- 4 Select **Installation** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 5 Select **Sort TV channels** using **CH-▼** or **CH+▲** and confirm with **▶**.



**Tip**  
Using **CH-▼** or **CH+▲** select the TV channel that you want to delete or whose order you want to change.

**7** Confirm with **▶**.


**Deleting TV channels**  
Unwanted channels or those with poor reception can be deleted using **CLEAR**. Proceed as step 6.

- 6 Using **CH-▼** or **CH+▲**, shift the TV channel to the desired position and press the **▶** button. The DVD recorder will insert the TV channel.
- 8 Repeat steps 6 to 8 until you have reinserted/edited all the TV channels you want.
- 9 To save, press **OK**.
- 10 To end, press **SYSTEM-MENU**.

### Setting the language/country


You can select the country and, for DVD playback, the language for the subtitles and the audio language. Please note that with some DVDs the audio language and/or subtitle language can be changed only via the DVD menu.

For bilingual news you can also select the audio channel of the TV station for recording. You also have the option of setting one of the displayed languages for the on-screen menu (OSD). However, the DVD recorder display will only display English text regardless of this setting.



- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 4 Select **TV** symbol with **▲** or **▶**.
- 5 Select the **Language** with **CH-▼** or **CH+▲** and confirm with the **▶** button.
- 6 Select the appropriate line and confirm with **▶**.

**Tip**  
Which settings can I choose?  
• **Audio Language**: Playback language (audio language)  
• **Recording audio**: Type of audio recording (language 1 or 2 language)  
• **Subtitle**: Subtitle language  
• **Menu**: Language of the OSD menu  
• **Country**: Location (country)




- 7 Select the appropriate setting using **CH-▼** or **CH+▲** and confirm with **OK**.
- 8 To end, press **SYSTEM-MENU**.

### Switching over audio recording (2-channel sound)

Some TV programmes transmit an extra audio signal in addition to the normal audio signal (2-channel sound). In most cases this means that an additional language is available. If a TV programme is available in, say, English and German, German may be available as the second language.

To record TV programmes in stereo or 2-channel sound you can select Stereo or the language you want as the default setting. The setting does not become active until the sound of a TV programme is transmitted in 2-channel sound.  
When you play back the recording you can play back the sound only in the language you used for the recording.



- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 4 Select **T** symbol with **◀** or **▶**.
- 5 Select line **'Language'** with **CH-▼** or **CH+▲**, and confirm with the **▶** button.
- 6 Select line **'Recording audio'** and confirm with **▶**.
- 7 Select **'Language 1'** or **'Language 2'** with **CH-▼** or **CH+▲** and confirm with **OK**.
- 8 To end, press **SYSTEM-MENU**.



### Setting the time and date

If the display shows an incorrect time or '---:--', the time and date must be reset manually. If a TV channel which transmits TXT/PDC (teletext/PDC) is stored under programme number '701', the time and date will automatically be taken from the TXT/PDC information.

- 1 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 2 Select **T** symbol with **◀** or **▶**.
- 3 Select **'Installation'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 4 Select **'Time/Date'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 5 Check if the time in **'Time'** is correct. If required, change the time with the number buttons **0..9** on your remote control.
- 6 Check **'Year'**, **'Month'** and **'Date'** in the same way. To move between the fields, use **CH-▼** or **CH+▲**.
- 7 Check the displayed settings and confirm with **OK**. **'Stored'** will appear briefly on the screen.
- 8 To end, press **SYSTEM-MENU**.



You can check or change many of the functions and settings of your DVD recorder via the system menu bar. The menu bar cannot be displayed during recording.

### Symbols in the menu bar

Press **SYSTEM-MENU** to open and close the menu bar (main menu). Use **◀** and **▶** to select the relevant function. Use **CH-▼** to confirm the function and go either to another menu or execute the function directly. Some functions may not be available, depending on the disc inserted.

#### Menu bar 1



- T** User preferences
- T** Titletrack
- C** Chapter/index
- A** Audio language
- B** Subtitle language
- Z** Camera angle
- Z** Zoom

#### Menu bar 2



While menu bar 1 is being displayed you can go to menu bar 2 by pressing **▶** again.

- Sound**
- Frame advance**
- Slow motion**
- Fast forward**
- Search by time**

**Field for temporary messages**

The top left corner of the menu line contains a field for temporary messages relating to the various operating modes. This information appears briefly on the screen when certain disc functions have been accessed.

	Shuffle
	Scan
	Repeat entire disc
	Repeat title
	Repeat track
	Repeat chapter
	Repeat from A to the end
	Repeat from A to B
	Camera angle
	Child lock enabled
	Resume playback
	Illegal action

**Status field**

The status field shows the current operating mode (status) of the DVD recorder and the type of disc inserted. This display can be disabled.

**Disc type symbols**

	DVD+RW
	DVD+R
	DVD-Video
	Video-CD
	No disc
	Error

**Operating mode symbols**

	Recording
	Stop
	Playback
	Playback pause
	Record/Pause
	Search forwards (6x speed)
	Search backwards (6x speed)
	Slow motion

**Tuner information box**


This field is located in the bottom left-hand corner of the screen. The aerial signal, the TV channel and the TV channel names for the selected programme are displayed.

	Current channel
	No signal The TV channel is not available in the additional device is not connected or it is switched off
	Copy-protected signal

**Timer information box**

This box appears above the timer information bar. When a timer recording is set, it shows the timer zone and the start time or date of the first programme to be recorded. If no timer recording is scheduled, the current time is displayed. This box disappears during playback of a disc or after a recording starts.

	Timer starts on the day shows
	OTR recording times until the stop time displayed
	Current time No timer event programmed



### General notes on playback

With this DVD recorder you can play back the following systems:

- DVD Video
- (Super)Video CD Disc
- DVD+RW Disc
- DVD+R Disc
- DVD-RW (video mode, finalised)
- DVD-R
- CD-R
- CD-RW
- Audio CD
- MP3 CD

You can operate the video recorder using the remote control or the buttons on the front of the DVD recorder.

ENGLISH

**\* The display will read "11"**

- ✓ The child lock has been activated for the inserted disc. Read the sections on 'Child lock' and 'Releasing a disc' in the chapter on 'Access control (child lock)'.  
**\* The menu on the screen is showing an 'X'**
- ✓ Some DVD discs can be manufactured so that certain steps are required before the disc can be played, or so that only limited operation is possible during playback. When an 'X' appears on the screen the selected feature is not possible.
- \* **The screen is showing regional code information**
- ✓ Since DVD films are not normally released in all parts of the world at the same time, all DVD players have a specific regional code. Discs can be given a regional code. If the regional codes differ between the player and the disc, playback is not possible.
- ✓ The regional code is shown on the label on the back of the machine.
- ✓ The regional code does not apply to recordable DVD discs.



**Problem**

### Inserting a disc

- 1 Press the **OPEN/CLOSE** button on the front. The disc tray will open. While the disc tray is opening, **OPENING** and then **TRAY OPEN** when the tray is fully open.
- 2 Carefully place the disc in the tray with the label facing up and press **PLAY** or **OPEN/CLOSE** and then **OPENING** will appear in the display. The information on the disc will be read.



**How do I insert a double-sided DVD?**

Double-sided discs do not have labelling over the whole surface. The labelling for each side is in the centre of the disc. To play a side its label must be facing up.



**Tip**

**Opening/closing the tray using the remote control**  
 You can open and close the disc tray using the remote control. Press and hold the **STOP** button on the remote control until the dialog box shows **OPENING** or **CLOSING**.

- 3 Playback starts automatically.



A menu may appear when a DVD is played back. If the titles and chapters are numbered, press a number button on the remote control. You can also use the **CH-**, **CH+**, **CH-** buttons or number buttons 0-9 to select a menu item and confirm with **OK**. You can also access the menu using **DISC-MENU** on the remote control. For further information see 'Playing a DVD video disc'.



When a DVD-RW is played back the index overview appears. Using **CH-**, **CH+**, **CH-**, **CH+**, **CH-**, **CH+**, **CH-** select the title you want to play back. Confirm with **OK**.

For further information see 'Playing back a DVD+RW/+R Disc'.



If playback does not start automatically, press **PLAY**. For further information see 'Playing an audio CD'.



If the **■** symbol appears in the display, start playback by pressing **PLAY**. If a menu appears on the screen, use the remote control buttons indicated on the screen to select the menu option you want (**PREV=**, **NEXT=**) or with the number buttons 0-9. For further information see 'Playing a (Super) Video CD'.

### Playing a DVD video disc

- 1 If playback does not start automatically, press **PLAY**. This will appear on the display: title, chapter, elapsed time.
- 2 To stop playback, press **STOP** on the remote control or on the DVD recorder.
- 3 To eject the disc, press **OPEN/CLOSE** on the front of the DVD recorder.



### Playing a DVD+RW/ +R disc

- 1 If the disc is write-protected or a finalised DVD+R disc, playback starts automatically.
- 2 If playback does not start automatically, use the **CH-** or **CH+** button to select the title you want to play on the index screen. You can also use the **⏮** or **⏭** button on the front.
- 3 Press the **PLAY** button. This will appear on the display: title number, recording quality.



ENGLISH



#### Problem

\* I can see the message "EMPTY DISC".  
✓ The disc does not contain any recordings.

- 4 To stop playback, press **STOP** on the remote control or **■** on the DVD recorder.
- 5 To eject the disc, press **OPEN/CLOSE** on the front of the DVD recorder.



**What should I note when playing back different recording types (qualities)?**  
The correct recording quality **M1, M2, M2x, M3, M4, M6** will automatically be selected during playback.  
For more information see the section on 'Selecting the recording type (quality)' in the chapter on 'Manual recording'.

### Playing an audio CD

You can also use the DVD recorder to play audio CDs

- 1 Insert an audio CD. Playback starts automatically.

#### Audio CD display

If the TV is on, the audio CD screen appears automatically. During playback, the current track number and its elapsed playing time will show on the TV screen and on the recorder display.

- 2 Stop playback using **STOP**. The number of tracks and the total time are displayed.



#### Tip

### Playing an MP3 CD

MP3 (MPEG1 Audio Layer-3) files are highly compressed music files. Using this technology, the data volume can be compressed by a factor of 10. This means it is possible to record 10 hours of music in CD quality on a single CD-ROM.

#### When creating MP3 CDs please note the following:

- File system: ISO9660
- Directory structure: maximum of 8 levels
- Formats: \*.mp3
- Filenames: maximum of 12 characters (8+3)
- Maximum of 32 albums, 999 titles
- Supported sampling frequencies: 32, 44.1, 48 (kHz). Music with sampling frequencies other than these will be skipped.
- Supported bit rates: 32, 64, 96, 128, 192, 256 (kb/s)
- ID3 Tag: Version 1, 1.1. In later versions the directory name is displayed as the album and the filename as the title.

#### Important notes for playback:

Only the first session of a multi-session CD will play back

- 1 Insert an MP3 CD. Playback starts automatically.

#### MP3 CD display

If the TV is on, the MP3 CD screen appears automatically. During playback, the current track number and its elapsed playing time will show on the TV screen and on the recorder display. During stopped playback (**STOP** button) the numbers of the albums will show on the TV screen and on the display. Further information on the album, track and artist will also be displayed if included in the ID tag.

#### Tip

- 2 Stop playback using **STOP**. The number of albums is displayed in the display.



#### Tip






#### Additional playback features

Using **⏮** or **⏭** select the next or previous title. You can also use the **T/C** button to select titles and albums. **1** Press the **T/C** button and use the **▶** or **◀** button to select the 'T' symbol for title or 'C' for chapter. **2** Use the **CH-** or **CH+** buttons or the number buttons **0..9** on the remote control to select the number of the title/chapter. You can also use the repeat functions (**PLAY MODE** button).



## Playing a (Super) Video CD




(Super) Video CDs may be equipped with PBC (Play Back Control). This means that special playback functions (menus) can be directly selected. The video CD must be PBC compatible (see CD case). PBC is active in the default settings.

- 1 Insert a (Super) Video CD.  
If the  symbol appears in the display, start playback by pressing **PLAY** .
- 2 If a menu appears on the screen, use the remote control buttons indicated on the screen to select the menu option you want (PREV=, NEXT=) or with the number buttons **0-9**.  
If a PBC menu consists of a list of titles, you can select a title directly.
- 3 Use **RETURN** to go back to the previous menu
- 4 Stop playback using **STOP** .






ENGLISH

## Changing to another title/chapter

If there is more than one title or chapter on a disc you can change to another title or chapter as follows. However, if there are several chapters within a title, these will be selected. The title can then still be selected via the menu bar.

- 1 During playback, press  to go to the next title/chapter. Press  to return to the start of the current title/chapter. Press  twice to return to the start of the previous title/chapter.

### Use the TrC (title/chapter) button






- 1 Press TrC (title/chapter) and then use CH+  or CH-  to select the appropriate title.  
Make sure the symbol "T" (title) is selected in the menu bar.
- 2 Use TrC to select chapters within a title. Press TrC and use  to select the "C" symbol (chapter).  
Now select the appropriate chapter with CH+  or CH- .



Tip

## Searching a disc

You can search the disc for a recording at 4x, 8x or 32x playback speed. Other speeds can only be selected via the menu bar ().

- 1 During playback, press and hold  (reverse) or  (forwards) to switch to the search feature. You can switch between the playback speeds using  / .
- 2 To continue playback, press **PLAY**  twice at your chosen location.



Problem

xNo sound

✓ The sound is switched off in search mode. This is not a fault in your machine.

### Search feature via menu bar

- 1 During playback press **SYSTEM-MENU** on the remote control. The menu bar will appear at the top of the screen.
- 2 Select the  symbol using  or  and confirm with CH- .
- 3 You can now use the  or  button to select different forward and backward search speeds.
- 4 If necessary, switch the menu bar off with the **SYSTEM-MENU** button.
- 5 To continue playback, press **PLAY**  twice.



Tip

### Still picture

- 1 During playback, press **PAUSE II** to stop playback and display a still picture.



#### Frame advance via menu bar

- 1 During a still picture press **SYSTEM-MENU** on the remote control. The menu bar will appear at the top of the screen.
- 2 Select the **□** symbol using **▶** or **◀** and confirm with **CH-▼**.
- 3 You can now use the **◀** or **▶** button to go forwards or backwards one frame at a time.
- 4 If necessary, switch the menu bar off with the **SYSTEM-MENU** button.



#### Tip

ENGLISH

- 2 To continue playback, press **PLAY ▶**.

### Slow motion

- 1 During playback press **PAUSE II** on the remote control. Now hold down **◀◀** or **▶▶** to switch to slow motion.
- 2 You can switch between different speeds using **◀◀** or **▶▶**.



#### Tip

#### Slow motion via menu bar

- 1 During playback press **PAUSE II** and then **SYSTEM-MENU** on the remote control. The menu bar will appear at the top of the screen.
- 2 Select the **▶** symbol using **▶** or **◀** and confirm with **CH-▼**.
- 3 You can now use the **◀** or **▶** button to select different forward and backward slow motion speeds.
- 4 If necessary, switch the menu bar off with the **SYSTEM-MENU** button.

- 3 To continue playback, press **PLAY ▶** twice.

### Search by time

Using this feature you can select where playback should start (select elapsed time).

- 1 During playback press **SYSTEM-MENU** on the remote control. The menu bar will appear at the top of the screen.
- 2 Select the **⌚** symbol using **▶** or **◀** and confirm with **CH-▼**. Playback is stopped and a box appears on the screen showing the elapsed time.

- 3 Enter the start time with the digit keys **0..9** from where playback should start.

- 4 Confirm with **OK**.



#### Problem

- \* The time entered will flash on the screen
- ✓ The selected title is shorter than the time entered. Enter a new time or cancel the function by pressing **SYSTEM-MENU**.

- 5 Playback starts at the time you entered.

### Repeat/Shuffle play

You can mark entire sections or the whole disc for endless playback. Depending on the type of disc (DVD video, DVD+RW, video CD) you can select a chapter, title or the entire disc.

- 1 Select the desired chapter, title or the entire disc and start playback.
- 2 During playback, press **PLAY MODE**. By pressing **PLAY MODE** again you can choose from the following options:
  - ) **▶**: repeat chapter (DVD only)
  - ) **▶**: repeat track/title
  - ) **▶**: repeat entire disc (Video CD, Audio CD only)
  - ) **▶**: Shuffle
  - ) Display disappears: no repeat
- 3 To end the repeat, press the **STOP ■** button. You can also keep pressing the **PLAY MODE** button until the displays disappear.


### Repeating a passage (A-B)

You can repeat a particular passage within a title/chapter. You need to indicate the start and end of the passage.

- 1 During playback press **PAUSE II** at the start point. You will see a still picture.
- 2 Keep pressing **PLAY MODE** until **▶** appears on the screen. Press **PLAY ▶** to start playback. The start point is now saved.
- 3 When the end point is reached press **OK**. **▶** appears on the TV screen. Playback now takes place within these points.
- 4 To end the repeat, press the **STOP ■** button. You can also keep pressing the **PLAY MODE** button until the displays disappear.

### Scan feature

This feature plays back the first 10 seconds of each chapter (DVD) or track (CD).

- 1 During playback, press **PLAY MODE**. Select  using **PLAY** **MODE**.
- 2 After 10 seconds the DVD recorder switches to the next chapter/index. To start playback at the relevant chapter/index press **STOP** and then **PLAY**.

### Camera angle

If a DVD contains scenes that have been shot from different camera angles you can select these camera angles for playback.

- 1 During playback, press **PAUSE II**. You will see a still picture.
- 2 Press **SYSTEM-MENU** and select the  icon using **▶**.


\* The  symbol will be hidden

✓ The selected scene has been shot from only one camera angle. This feature is therefore not available. For more information please read the cover of your DVD disc.




### Problem

- 3 Select the required camera angle with **CH-▶** or **CH+▲**. You can also directly enter the number with the number buttons **0..9**.

- 4 After a short time, playback will resume from the new camera angle. The  symbol will remain visible until a scene starts for which there is only one camera angle.

### Zoom feature

The Zoom feature allows you to enlarge the video image and pan through the enlarged image.

- 1 During playback, press **PAUSE II**. The DVD recorder switches to 'PAUSE'. You will see a still picture.
- 2 Press **SYSTEM-MENU** and select the  icon using **▶**.
- 3 Select the required zoom factor using **CH-▶** or **CH+▲**.
- 4 When 'press **OK to part**' appears on the screen, the zoom process is complete.
- 5 Press **OK**. Using **CH+▲**, **CH-▶**, **▶**, **◀** select the part of the image you wish to view.

- 6 Confirm with **OK**.
- 7 To stop the feature, press **PLAY▶** and then **SYSTEM-MENU**.


### Select the audio language

Many pre-recorded DVD discs have more than one audio language. The language initially selected for playback will be the one you selected when you first set up the DVD recorder. However you can change the audio language of the inserted disc at any time. You can change the audio language either using the menu of the inserted disc (**DISC-MENU** button) or the **AUDIO** button. The audio languages for DVD playback in the two menus may be different. Please note that with some DVDs the audio language and/or subtitle language can be changed only via the DVD menu.


- 1 During playback press **AUDIO**.
- 2 Select the required audio language using **CH-▶** or **CH+▲**. You can also enter the number directly using the number buttons **0..9**.
- 3 Play continues in the new audio language.

### Subtitles

Many pre-recorded DVD discs have more than one subtitle language. The language initially selected for playback will be the one you selected when you first set up the DVD recorder. However you can change the subtitle language of the inserted disc at any time. You can change the subtitle language either using the menu of the inserted disc (**DISC-MENU** button) or the menu bar (**SYSTEM-MENU** button). The subtitle languages in the menus may differ.

- 1 During playback press **SYSTEM-MENU** and select the  icon using **▶**.
- 2 Select the required subtitle language using **CH-▶** or **CH+▲**. You can also enter the number directly using the number buttons **0..9**. You can switch off subtitles again with **0** or by pressing 'off'.
- 3 Playback continues in the new subtitle language.

**General**



**Which discs can I use for recording?**  
 With this DVD recorder, you can record on two types of DVD:  
**DVD+RW**  
 This disc can be written to and then the contents deleted.

**DVD+R**  
 This type of disc can only be recorded once.  
 If you want to play this DVD in a DVD player, it must be finalized using the 'Finalise disc' function. It is not possible to make further recordings using this disc.  
 If this disc is to be played in a DVD recorder it must not be finalised. Recordings can be added and deleted. The disc space (playback time) from the deleted recording cannot be recovered for further recordings.

ENGLISH



Use the 'Manual recording' function to spontaneously start recording (e.g. to record a TV show already in progress).  
 In the 'index display' select the title to be overwritten or 'Empty title' with **CH- ▾**, **CH+ ▲**. If you insert recordings between existing recordings, check the lengths of the old and new recordings. If the new recording is too long the subsequent recording (title/chapter) will be overwritten.

**Insert new recordings at the end of all existing recordings (Safe Record)**  
 To add a new recording at the end of the last recording on the disc, hold down the **REC/OTR** button until the message 'SAFE REC' appears on the display.  
 For DVD+R discs, each new recording is always added at the end of all previous recordings as existing recordings cannot be overwritten.  
**End of disc is reached**  
 If the end of a disc is reached during recording, recording will stop and the Recorder will turn itself off automatically.



**Tip**

Please refer to section 'Recording without automatic switch-off', if you want to manually start and stop your own recording.

If you want to start a recording manually but have it stopped automatically, read the section 'Recording with automatic switch-off' (e.g. not to record to the end of the disc)

Read the section 'Automatic recording from a satellite receiver', if you want a recording to be controlled automatically by a satellite receiver.

Read the section 'Direct record' if you want to record a programme currently being shown.

**Recording without automatic switch-off**

**1** Switch on the TV set and select the programme number for the DVD recorder.

**2** Insert a disc on which the recording is to be made. This disc is then checked for content and system. **REC/OTR** will appear on the display.

**x Index display**  
 ✓ A DVD-RW disc has been inserted that already contains recordings. Use the **CH+ ▲** or **CH- ▾** button to select the point where the recording is to start.

**x The message 'EMPTY DISC' appears in the display**  
 ✓ The disc inserted is a blank DVD disc.

**x A dialog box appears asking you whether you want to delete the contents or eject the disc**

✓ The disc inserted is a DVD+RW but its contents are not DVD video-compatible (e.g. a data disc). Recordings on this disc can only be made if the entire disc is first deleted with the **REC/OTR** button.

**x The message 'Title limit' appears on the screen if a recording is to be made**

✓ A disc may contain a maximum of 48 titles (including blank titles). Delete titles or change the disc.



**Problem**

**3** If necessary, use the **MONITOR** button on the remote control to switch to the internal tuner in the DVD recorder.

**4** Use **CH+ ▲** or **CH- ▾** to select the programme number (station name) you want to record. This will appear on the display.



**Programme numbers of the external inputs:**

**'EXT1'** Start socket at the back: **EXT 1 TO TV-I/O**

**'EXT2'** Start socket at the back: **EXT 2 AUX-I/O**

**'CR1'** Front S-Video sockets: **S-VIDEO / left AUDIO right**

**'CR2'** Front video sockets: **AV S-VIDEO / left AUDIO right**

Switching between the **S-VIDEO** and **VIDEO** sockets takes place automatically. If both sockets are in use, the signal at the **S-VIDEO** socket has priority.

**'CR3'** Digital Video (i Link) front socket: **DV IN**



**Tip**

**5** To start recording, press **REC/OTR** on the remote control or **RECORD** on the DVD recorder.

If you want to start the recording at the end of the existing recordings, hold down the **REC/OTR** button until the message 'SAFE REC' appears on the display.

For DVD+R discs, each new recording is always added at the end of all previous recordings as existing recordings cannot be overwritten. This will, for example, appear in the display:



**Insert chapter markers**  
 During recording you can mark scenes so you can find them or hide them later.  
 During recording, press **FSS X** at the start point. 'Inserting marker' appears on the TV screen. In the display, the number of the 'CHAPTER' increases by one.  
 For further information on titles and chapters, see the section on 'Changing to another title/chapter' in 'Playback'.



**Tip**

Use the **STOP** button on the remote control or **■** on the machine to stop the recording. 'REC/OTR' will appear on the display. The DVD recorder is writing the list of contents. Wait until the message disappears from the display. The recording is then complete.



**Problem**

\* The display will read 'DISC ERR'  
 ✓ Recording could not be completed correctly because of a disc error. Check the disc and clean it if necessary.

**Making recordings on DVD+R discs compatible**  
 If you want to play back the recording on a DVD player, you need to finalise the disc in the DVD recorder. You can prepare your DVD for use in a DVD player using the 'Finalising' feature. See 'Finalising DVD+R discs' in 'Managing the disc contents'.



**Tip**

**Interrupt recording (Pause)**

- 1 During recording press **PAUSE II**, for example to avoid recording the commercials.
- 2 To continue recording, press **REC/OTR**.



**Tip**

**End recording**  
 To end the recording, press the **STOP** button. Wait until 'REC/OTR' disappears from the display.

**Recording with automatic switch-off (OTR one-touch-recording)**

- 1 Insert a disc.
- 2 If necessary, use the **MONITOR** button on the remote control to switch to the internal tuner in the DVD recorder.
- 3 Use **CH+▲** or **CH-▼** to select the programme number (channel name) you want to record.
- 4 Press **REC/OTR** on the remote control.
- 5 Each time you press **REC/OTR** you will add 30 minutes to the recording time.



**How can I cancel the recording time I have just entered?**  
 To delete an entry, press **CLEAR** while the display shows the recording time.

**Preventing accidental erasing of discs**

To ensure you don't accidentally delete a recording you can protect the entire disc. You can only ever protect the entire disc. You cannot protect individual recordings.



**What happens with DVD+R discs?**  
 As long as these discs are not finalised, they can be protected against accidental erasure in the same way as DVD+RW discs.

- 1 Insert the disc to be protected.
- 2 While the index screen is displayed press **STOP** on the remote control. The first title is highlighted.
- 3 Press **CH+▲**. This takes you to the disc info screen.
- 4 Press the **▶** button. Select the 'Protection' line. Confirm with **▶**.
- 5 Select 'Protected' with the **CH-▼** button and confirm with **OK**.
- 6 Press **◀** and then **DISC-MENU** to terminate.

## Selecting the recording type (Quality)

You can select the picture quality of the recording using the recording quality feature and hence the maximum recording time per disc. You can check the quality by changing the recording mode and then watching the picture from the built-in tuner (MONITOR button). During playback, the correct picture quality will automatically be selected.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.  
Select the record mode with the button **REC MODE** on the remote control.

### Which recording types can I choose?

- 'M1': High Quality offers the best picture quality and a recording time of 1 hour.
- 'M2': Standard Play (pre-recorded DVD quality) offers standard picture quality and a recording time of 2 hours.
- 'M2X': Standard Play plus (better than S-VHS quality) offers standard picture quality and a recording time of 2.5 hours.
- 'M3': Long Play (S-VHS picture quality). Recording time of 3 hours.
- 'M4': Extended Play (better than VHS picture quality). Recording time of 4 hours.
- 'M6': Super Long Play (VHS picture quality). Recording time of 6 hours.

### Can I select the recording type via a menu as well?

- 1 Press the **SYSTEM-MENU** button.
- 2 Select the symbol with **◀** or **▶**.
- 3 Select 'Record settings' using **CH-▼** or **CH+▲** and confirm with **▶**.
- 4 In the line 'Record mode' select the recording type with **◀** or **▶**.
- 5 Confirm using **OK** and **SYSTEM-MENU**.
- 6 If you have selected the recording mode 'M3', 'M4' or 'M6', you can select the settings 'Standrd' (Standard) or 'Sport' (for rapid movements) in the 'Filter mode' line.



Tip

The entire disc is now protected. If an attempt is made to record on a protected disc, 'ディスク保護' will appear on the display and 'Disc locked' will appear on the screen.

## Lining up recordings within a title (assemble cut)

On a recorded DVD+RW disc you can add another recording to an existing title. This recording is added to the title as a 'chapter'. The existing information will be overwritten starting from this point. Titles will also be overwritten that follow the current title depending on the length of the new recording. The recording type (Quality) will be taken from the current title. To play back this recording, press **SYSTEM-MENU** and use the **▶** button to select the 'C' (Chapter) symbol. You can also use the **T/C** key.

For further information, see 'Changing to another title/chapter' in 'Playback'.



### What happens with DVD+R discs?

New recordings on 'DVD+R' discs can only be added after existing recordings. It is not possible to overwrite existing recordings on 'DVD+R' discs.

- 1 In the index display, find the title to which the new recording is to be added.
- 2 Look at the last minute of the old recording (playback)
- 3 Press **PAUSE II** on the remote control at the position where the new recording is to go. 'II' will appear on the screen.
- 4 To monitor the recording you can press **MONITOR** to switch to the internal tuner.
- 5 Now start recording as usual by pressing **REC/OTR** on the remote control. The new recording will be inserted.
- 6 Stop recording with **STOP**.

### Automatic recording from a satellite receiver (Sat recording)

You can use this function if you own a satellite receiver that can control other devices via a start cable and a programming function (timer). For more information, please see the operating instructions for the satellite receiver.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 3 Select **SAT** symbol with **◀** or **▶**.
- 4 Select **Record settings** using **CH- ▼** or **CH+ ▲** and confirm with **▶**.
- 5 Select **Sat record** using **CH- ▼** or **CH+ ▲**.
- 6 Select **EXTZ** with **◀** or **▶**.



**Tip**

**Switching off 'Sat Recording'**

To switch off the function, select **Off** using **▶** or **◀**.

Confirm with **OK**.

- 7
- 8 Use a start cable to connect start socket **EXT 2 AUX-I/O** on the DVD recorder to the corresponding start socket on the satellite receiver.

To end, press **SYSTEM-MENU**.

- 9
- 10 Insert a disc you want to use for recording.

- 11 Programme the satellite receiver with the required information (programme number of the TV channel, start time, end time). If necessary, please see the operating instructions for your satellite receiver.

- 12 Switch off the DVD recorder using **STANDBY** **⏻**. 'SAT' also appears in the display to indicate that the function is active.

The DVD recorder is now ready to record. The start and end of the recording is controlled via start cable **EXT 2 AUX-I/O**.

### Direct Record

Can you record the right TV channel in seconds when the DVD recorder is switched off? No problem. If recording is started manually, the **switched-off** DVD recorder takes the current TV channel from the TV set via the start cable. You will find more information on how to switch 'Direct record' on or off in the next section 'Direct record'.



**How does Direct Record work?**

The DVD recorder compares the TV channel selected on the TV set with its stored TV channels via the start cable. If the same TV channel is found, it switches the DVD recorder to the corresponding programme number and starts recording.

Please do not change channel on the TV during the search. This could affect the tuning of the DVD recorder.

- 1 On the TV set, select the programme number you want make the recording from.
- 2 Press **REC/IOTR** with the DVD recorder **switched off**.

**\* The display will read 'SAT' \***

✓ The DVD recorder is comparing its saved TV channels with those of the TV set. Please do not change the TV channel on the TV set while 'SAT' is shown in the display.

**\* 'SAT' appears in the display \***

✓ This TV channel could not be found in the DVD recorder's memory. Check that all TV channels saved on the TV set are available on the DVD recorder. If required, save any missing channels. Please read 'Manual TV channel search' in 'Installing your DVD recorder'.

✓ Check the connectors at both ends of the start cable.

✓ Check your TV's operating instructions to see which start socket is used for video signals.

✓ If the problem persists, you won't be able to use this feature.

**Problem**

- 3 Stop recording with **STOP** **■**.

## 9


## Managing the disc contents

## Switching 'Direct Record' on or off

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 3 Select **TR** symbol with **◀** or **▶**.
- 4 Select '**Record settings**' using **CH- ▼** or **CH+ ▲** and confirm with **▶**.
- 5 Select '**Direct Record**' using **CH- ▼** or **CH+ ▲**.
- 6 Select '**On**' (Direct Record on) or '**Off**' (Direct Record off) using **◀** or **▶**.
- 7 Confirm with **OK**.
- 8 To end, press **SYSTEM-MENU**.
- 9 Switch off with **STANDBY** **⏻**.

ENGLISH

## General



When a recording is made to disc, the following additional information is also stored at the beginning of the recording:

- ) Name of the recording
- If the TV station does not transmit a name, only the channel number and time will be stored as the name
- ) Length of the recording
- ) Record type (Quality)
- ) Date of the recording
- ) Index picture of the recording

A marker will be set every 5-6 minutes if the '**Auto chapters**' function is activated in the '**Record settings**' menu. This marker is known as a 'chapter'. These markers can be changed when the recording has finished.



Can markers be set on a DVD+R disc?

Markers can be set on these discs if they have not been finalised.

It is also possible to add 'chapters' later. This means that scenes you do not want to see during playback, such as commercials, can be hidden or skipped. During playback you can watch your recording as a continuous sequence without the hidden chapters.

Select from the following chapters:

**'Favorite Scene Selection'**, to divide the title into chapters or to manage the chapters.

**'Editing recording titles (name)'**, to change the recording names.

**'Play complete title'**, to play the entire title including the hidden chapters.

**'Delete recording/title'** to delete the relevant title and therefore also the recording.

**'Disc settings'** to change the general settings of the disc.




## Favorite Scene Selection

In this menu you can adapt a title to suit your particular needs. You can insert/delete chapter markers, hide chapters, select a new index, or split up a title. Press **FSS** on the remote control during recording to open this menu.

## Insert chapter markers

During recording, you can set or delete chapter markers within a title. The maximum number of chapters per disc is 124 and 99 per title. If one of these limits is reached the following message will appear on the screen: **Chapter limit**. You need to delete some markers before you can insert new ones or make recordings.

- 1 During playback, press **FSS** on the remote control at the appropriate point. The **'Favorite Scene Selection'** menu appears on the TV screen.




**Tip**  
**'X'** will appear on the screen: This DVD is write-protected or the disc is a finalised DVD-R. Subsequent changes cannot be made.

- 2 Confirm **'insert marker'** by pressing **OK**. **'Inserting marker'** appears on the TV screen.

## Hiding chapters

initially, all the chapters are visible. You can hide chapters for playback (e.g. advertisements) or make them visible again. In editing mode, hidden chapters are shown as dimmed.



**Tip**  
**'X'** will appear on the screen: This DVD is write-protected or the disc is a finalised DVD-R. Subsequent changes cannot be made.

- 1 While the relevant chapter is playing, press **FSS** on the remote control. The **'Favorite Scene Selection'** menu appears on the TV screen.

- 3 Using **▶** select **'hidden'**. The picture is shown darker.





**Tip**  
**'X'** will appear on the screen: This DVD is write-protected or the disc is a finalised DVD-R. Subsequent changes cannot be made.

- 4 To end, press **FSS**.

During playback this chapter will be skipped. If the chapter is not visible, select **'visible'** in step 3 with **▶**.

## Deleting chapter markers

Within a title you can delete either all markers or individual markers.




**Tip**  
**'X'** will appear on the screen: This DVD is write-protected or the disc is a finalised DVD-R. Subsequent changes cannot be made.

- 2 Confirm **'insert marker'** by pressing **OK**. **'Inserting marker'** appears on the TV screen.

## Hiding chapters

initially, all the chapters are visible. You can hide chapters for playback (e.g. advertisements) or make them visible again. In editing mode, hidden chapters are shown as dimmed.




**Tip**  
**'X'** will appear on the screen: This DVD is write-protected or the disc is a finalised DVD-R. Subsequent changes cannot be made.

- 1 While the relevant chapter is playing, press **FSS** on the remote control. The **'Favorite Scene Selection'** menu appears on the TV screen.

### Changing the index picture

Normally the first picture of a recording is used as the index picture. You can however choose any picture from the recording as the index picture.

- 1 During playback, search for location of the new index picture. Press the **PAUSE** button.
- 2 Press the **FSS** button. The **'Favorite Scene Selection'** menu appears on the TV screen.
- 3 Select line **'New index picture'** and confirm with **OK**.
- 4 Start the change with **OK**. **'Updating menu'** appears on the TV screen.




Once the revision has been completed successfully the DVD recorder reverts to the index overview.

### Splitting titles


You can split a title into several sections (titles) of any size. Each of these sections (titles) is identified by its own index.

**Note:** This split cannot be undone.

**Can I split titles on DVD+R discs?**  
As recordings on DVD+R discs cannot be overwritten, it is not possible to split titles.



- 1 While the relevant title is playing, press **FSS** on the remote control. The **'Favorite Scene Selection'** menu appears on the TV screen.
- 2 Select **'Divide title'** and confirm with the **OK** button.
- 3 If you are sure, press **OK** to start the process. **'Dividing title'** appears on the TV screen.
- 4 Wait until the new title is displayed with an index picture in the index picture overview.




The process of splitting the title is now complete.

### Editing recording titles (name)

Some TV stations transmit the title (name) of a programme. In this case, the name will be included automatically (e.g. 'ROCKY'). Otherwise, the only the programme number (programme name) and the time are stored as the name of the recording. The name of the recording can only be changed after the recording has been completed.


- 1 Press the **STOP** button or during playback press **DISC-MENU**.
- 2 Using **CH+** or **CH-** select the title whose name you want to edit and confirm with **▶**. The menu for editing names appears.
- 3 Select **'Name'** using **CH+** or **CH-** and confirm with **▶**.
- 4 Using **▶** or **◀** select the position where the letter/number/icon is to be changed/re-entered.
- 5 Change the icon using **CH+** or **CH-**. You can switch between upper and lowercase using **SELECT**. You can delete the character using **CLEAR**.
- 6 Repeat 4 and 5 until you have made the changes you want.
- 7 Save the new name with **OK**. **'Storing name'** appears on the TV screen for confirmation.
- 8 To end, press **◀**.



### Playing the entire title

If you have hidden certain sections (chapters) of a title, this setting lets you watch the entire title including the hidden sections. To do this, proceed as follows:


- 1 Press the **STOP** button or during playback press **DISC-MENU**.
- 2 Using **CH+** or **CH-** select the title you want to play all of and confirm with **▶**. The title editing menu will appear.
- 3 Select **'Play full title'** using **CH+** or **CH-** and confirm with **OK**.
- 4 Playback starts automatically. The title is played in its entirety - including the hidden chapters.



## Deleting recordings/titles

You can delete specific recordings from a disc. To do this, proceed as follows:

- 1 Press the **STOP** button or during playback press **DISC-MENU**.
- 2 Using **CH+▲** or **CH-▼** select the title you want to delete and confirm with **▶**. The title editing menu will appear.
- 3 Select **'Erase this title'** using **CH+▲** or **CH-▼** and confirm with **OK**. **'This will completely erase this title'** appears on the TV screen., **'Press OK to confirm'**.
- 4 If you want to delete this title, press **OK** to confirm. Otherwise press **◀**.
- 5 **'Erasing title'** appears on the TV screen.
- 6 At this point **'Empty title'** appears in the 'index picture display'. A new recording can now be made here. If the deleted title was very short (less than 1 minute) **'Empty title'** will not appear at this point.



### Can titles be deleted from a DVD+R disc?


Titles on DVD+R discs are only marked as deleted. **'Deleted title'** will appear in the display instead of **'Empty title'**. During playback the **'deleted'** title is skipped. The space used for this title cannot be used again as the title has not been physically deleted. Once the disc has been finalised no further changes can be made.

## Disc settings

This screen appears before the first title and contains general information about the current disc.

You can:

- ) change the name of the disc
- ) activate or deactivate write protection on the disc
- ) Finish editing (make the disc DVD compatible)
- ) finalise a DVD+R
- ) delete a DVD+RW




To get to this display, proceed as follows:

- 1 Press the **STOP** button or during playback press **DISC-MENU**.
- 2 Select the first title with **CH+▲** or press **STOP**.
- 3 Press the **CH+▲** button. The disc info display will appear.

## Changing the disc name

- 1 In the 'Disc info display' press **▶**. The **'Settings for'** menu appears on the TV screen.
- 2 Select **'Disc name'** using **CH+▲** or **CH-▼** and confirm with **▶**.
- 3 Using **▶** or **◀** select the position where the letter/number/icon is to be changed/re-entered.
- 4 Change the icon using **CH+▲** or **CH-▼**. You can switch between upper and lowercase using **SELECT**. You can delete the character using **CLEAR**.
- 5 Repeat **3** and **4** until you have made the changes you want.
- 6 Save the new title with **OK**. **'Storing name'** appears on the TV screen for confirmation.
- 7 To end, press **◀**.



## Finishing editing

If one or more titles have been edited a DVD player may still display the original titles. You can prepare your disc in such a way that a DVD player will be able to play the edited version.

- 1 In the 'Disc info display' press **▶**. The **'Settings for'** menu appears on the TV screen.
- 2 Select **'Make editis compatible'** using **CH+▲** or **CH-▼** and confirm with **OK**.



### \*'Make editis compatible' does not appear

✓ Your disc is already compatible. There is no need for conversion. To end, press **SYSTEM-MENU**.


### Problem

3 The screen displays **'This will take'** to show how long the process will last.

4 To confirm press **OK**. **'Working'** appears on the TV screen. A bar will move from left to right indicating progress.

# 10 Programming a recording (TIMER)

## General



Use 'Programming a recording (TIMER)', to automatically start and stop a recording at a later date.

The DVD recorder will switch to the right programme number and begin recording at the correct time.

With this DVD recorder, you can pre-programme up to six recordings within a period of one month.

To make a programmed recording, your DVD recorder needs to know:

- \* the date you want to make the recording
- \* the programme number of the TV channel
- \* the start and stop time of the recording
- \* VPS or PDC on or off
- \* the recording mode (M1/M2/M2x/M3/M4/M6)

This information is saved in a 'TIMER' block.

### What is 'VPS/PDC'?

'VPS' (Video Programming System)/'PDC' (Programme Delivery Control) are used to control the start and duration of TV channel recordings. If a TV programme starts earlier or ends later than was scheduled, the DVD recorder will then turn on and off at the correct time.

### What do I need to know about 'VPS/PDC'?

- Usually the start time is the same as the VPS or PDC time. If a different 'VPS/PDC time' is indicated, eg: '20:15 (VPS/PDC 20:14)', the 'VPS/PDC time '20:14' must be entered exactly to the minute during programming. If you want to programme a time that is different from the VPS or PDC time, you must switch off VPS or PDC.
- Only one TV program of a TV channel can be controlled using 'VPS/PDC' at a time. If you want to record two or more TV programmes on a TV channel using 'VPS/PDC', you will need to programme these as two separate recordings.
- Since the DVD recorder requires a certain lead time for getting the disc up to speed and positioning the laser) before recording can start, it is possible that the recorder will miss the first few seconds of a TV show recorded with VPS/PDC. In this case, disable VPS/PDC and enter a start time one minute earlier.



## Finalising DVD+R discs

This feature is required to play back a DVD+R disc in a DVD player. Once the disc has been finalised no further recordings or changes can be made.

- 1 In the 'Disc info display' press **▶**. The 'Settings for' menu appears on the TV screen.
- 2 Select 'Finalise disc' using **CH+▲** or **CH-▼** and confirm with **OK**.


\* 'Finalise disc' does not appear  
 ✓ Either there is no DVD+R disc inserted or the disc is already finalised.  
 To end, press **SYSTEM-MENU**.

\* The 'Settings for' menu does not appear  
 ✓ The menu may not appear if the disc has been recorded on another DVD recorder. In this case, use the 'Finalise disc' feature in the **TA** menu, under 'Features'.

- 3 The screen displays 'This will take...' to show how long the process will take.
- 4 To confirm press **OK**. 'Working' appears on the TV screen. A bar will move from left to right indicating progress.

## Delete DVD+RW disks

- 1 In the 'Disc info display' press **▶**. The 'Settings for' menu appears on the TV screen.
- 2 Select 'Erase disc' using **CH+▲** or **CH-▼** and confirm with **OK**. 'This will erase all titles' appears on the TV screen. Press **OK** to confirm.
- 3 If you want to delete all the titles, press **OK** to confirm. Otherwise press **◀**.
- 4 'Erasing disc' appears on the TV screen.
- 5 After deletion, the index picture display shows the free space on the disc.



ENGLISH

### Problem



## Programming recordings with the ShowView® System

### SHOWVIEW®

Thanks to this programming system, you no longer need to tediously enter the date, programme number, start and end times. All the information needed by the DVD recorder for programming is contained in the ShowView® programming number. This 9-digit ShowView® number is found in most TV listings magazine.


- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **TIMER** on the remote control. The programming method selected last is marked.
- 3 Select **'ShowView system'** using **CH+▼** or **CH+▲** and confirm with **▶**.
- 4 Enter the entire ShowView number. This number is up to 9 digits long and can be found next to the start time of the TV programme in your TV listings magazine.  
e.g.: 5-312-4 or 5-312-4  
Enter 33124 for the ShowView-number.  
If you make a mistake, you can clear your instructions with **CLEAR**.




**Tip**

**Selecting daily/weekly recordings**  
Using **SELECT**, select from the following options:  
**'Mo-Fr'**: Repeated daily recordings (Monday to Friday).  
**'Weekly'**: Repeated weekly recordings (every week on the same day).

- 5 Confirm with **OK**.




**Problem**

- \* The following message appears on the screen: **'Please enter programme number'**
  - ✓ The programme number of the TV channel has not yet been assigned to the ShowView number. Use **▶**, **◀** or the number buttons **0-9** on the remote control to select the appropriate programme number (name) of the TV channel and confirm with **OK**.
- \* The following message appears on the screen: **'ShowView number wrong'**
  - ✓ The entered ShowView number is incorrect. Correct your entry or cancel using the **SYSTEM-MENU** button.
  - ✓ Check the time/date (see 'Setting the time & date' in 'Installing your DVD recorder').
- \* The following message appears on the screen: **'Weekend programming not possible'**
  - ✓ A daily recording was entered for the wrong day. Daily programming can only be used for recordings to be made from Monday to Friday.





- 6 The decoded data appears after confirmation. You can go back and change the data. Select the appropriate input field with **▶** or **◀**. If required, make changes using **CH+▲**, **CH+▼** or the number buttons **0-9**.



**Tip**

**'Switching on VPS/PDC' in the 'Start' input field**  
Select the **'Start'** input field using **▶**. Using **SELECT** switch on 'VPS/PDC' ("\*" lights up). If you press **SELECT** again, you will switch 'VPS/PDC' off ("\*" goes out).


**Changing the recording mode in input field 'End'**  
Select the **'End'** input field using **▶**.  
Use **SELECT** to select the recording mode: **'M1, M2, M2x, M3, M4, M6'**.

- 7 If all information is correct, press the **OK** button. The programming information is stored in a **TIMER** block.
- 8 To end, press **TIMER**.
- 9 Insert a recordable disc (one without write protection). The disk you have inserted will be checked.
- 10 Switch the DVD recorder off with **STANDBY** . The programmed recording will only function properly if the DVD recorder has been **switched off** using the **STANDBY**  button.

If any of the **TIMER** blocks are in use, **'TIMER'** will light up on the recorder display.

### Programming recordings without the ShowView® System

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **TIMER** on the remote control. The programming method selected last is marked.
- 3 Select line **'Timer programming'** with **CH-▼** or **CH+▲**, and confirm with the **▶** button. The information will appear on the screen.
- 4 Select the input field with **◀** or **▶**.
- 5 Enter information with **CH-▼** or **CH+▲** or with the number buttons **0..9**.



**Selecting daily/weekly recordings**  
In **'Date'** use **SELECT** to select from the following options:  
**'Mo-Fr'**: Repeated daily recordings from Monday to Friday  
**'Mon'**: Repeated weekly recordings (every week on the same day, e.g. Monday).

**Programme numbers of the 'EXT1' and 'EXT2' start socket.**  
You can also programme recordings from external sources via start socket **EXT 1 TO TV-I/O ('EXT1')** or **EXT 2 AUX-I/O ('EXT2')**.

**'Switching on 'VPS/PDC' in the 'Start' input field**  
Select the **'Start'** input field using **TIMER**. Using **SELECT** switch on **'VPS/PDC'** (" lights up). If you press **SELECT** again, you will switch **'VPS/PDC'** off (" goes out).

**Changing the recording quality in input field 'End'**  
Select the **'End'** input field using **▶**.  
Use **SELECT** to select the recording mode.



**Tip**

- 6 If all information is correct, press the **OK** button. The programming information is stored in a **TIMER** block.
- 7 To end, press **TIMER**.
- 8 Insert a DVD (one without write protection). The disk you have inserted will be checked.
- 9 Switch off with **STANDBY** . The programmed recording will only function properly if the DVD recorder has been **switched off** using the **STANDBY** button.

If any of the **TIMER** blocks are in use, **TIMER** will light up on the recorder display.

### How to change or delete a programmed recording (TIMER)

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **TIMER** on the remote control. The programming mode selected last is marked.
- 3 Select **'Timer List'** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 4 Select the programmed recording (**TIMER**) you want to check, change or delete with **CH-▼** or **CH+▲**.



#### Delete programmed recording

- 1 Press the **CLEAR** button.
- 2 Confirm with **OK**. **'Timer Cleared'** will briefly appear on the TV screen.
- 3 To end, press **TIMER**.



**Tip**

- 5 Press **▶**. Select the input field with **◀** or **▶**. If required, change the information with **CH+▲**, **CH-▼** or the number buttons **0..9**.
- 6 Confirm with **OK**.
- 7 To end, press **TIMER**.
- 8 Switch off with **STANDBY** .

### 'NextView Link'

This DVD recorder is equipped with the 'NextView Link' feature. If your television is also equipped with this function, you can mark TV programmes on the television for programming. These TV programmes will automatically be transmitted to a **TIMER** block on the DVD recorder. If you clear the marking of the TV programme on the television, the corresponding **TIMER** block on the DVD recorder will also be cleared.

For more information, read the instruction manual of your TV set.

### Problem solving for programmed recordings

PROBLEM	SOLUTION
The DVD recorder is not responding	<ul style="list-style-type: none"> <li>While a programmed recording is being made, you cannot operate your DVD recorder manually. If you want to cancel the programmed recording, press <b>STANDBY</b>.</li> </ul>
'Switch off, timer recording' flashes on the TV screen.	<ul style="list-style-type: none"> <li>The DVD recorder was switched on several minutes before the start of a programmed recording. Switch off the DVD recorder using <b>STANDBY</b>. A programmed recording (timer) will only function if the DVD recorder is switched off (<b>STANDBY</b> button).</li> </ul>
Error message: 'Insert recordable disc'	<ul style="list-style-type: none"> <li>Either a disc has not been inserted or the disc cannot be used for recording. Insert a disc on which recordings can be made. Switch off the DVD recorder using <b>STANDBY</b>.</li> </ul>
The error message 'Disc locked' appears briefly on the screen.	<ul style="list-style-type: none"> <li>A write-protected disc has been inserted. Undo the write protection (see 'Preventing accidental erasing of discs' in 'Manual recording') or insert a different disc.</li> </ul>
Error message: 'Memory full'	<ul style="list-style-type: none"> <li>If this error message appears after pressing <b>TIMER</b>, then all <b>TIMER</b> blocks are already programmed. No more recordings can be programmed. Press the <b>▶</b> button. If you want to clear or check a programmed recording (<b>TIMER</b> block), select it with <b>CH+▲</b> or <b>CH-▼</b>.</li> </ul>
The 'Data error' message appears on the screen.	<ul style="list-style-type: none"> <li>The data for the recording could not be transferred. Please check date, start time and end time of the programmed recording.</li> </ul>
The 'Collision' message appears on the screen.	<ul style="list-style-type: none"> <li>Two programmed recordings overlap.</li> <li>If you ignore this error message the show with the earlier start time will be recorded first. The start of the second show will not be recorded.</li> <li>Change the setting for either of the two recordings.</li> <li>Clear either of the two recordings.</li> </ul>

ENGLISH


In this section you will learn how to set your user preferences on the DVD recorder. The symbols have the following meanings:

- Picture setting
- Sound setting
- Language setting
- Additional settings
- Remote control settings
- Disc settings
- Recording settings
- Installation

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Press **SYSTEM-MENU** on the remote control. The menu bar appears.
- 3 Select **TV** using **◀** or **▶** and confirm with **CH-▼**.
- 4 Select the appropriate function with **CH-▼** or **CH+▲** and confirm with **▶**.
- 5 Select the appropriate line using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Select the appropriate function using **CH-▼** or **CH+▲** or the setting with **◀** or **▶**.
- 7 Confirm the new setting by pressing **OK**.
- 8 To close the menu item, press **◀**.

### Picture settings

You can choose the following features in this menu:



#### 'TV shape'

The picture signal from your DVD Recorder can be set to match your TV screen.

- '4:3 letterbox': for a 'wide-screen' picture with black bars at the top and bottom
- '4:3 panscan': for a full-height picture with the sides trimmed.
- '16:9': for a wide-screen TV set (screen edge ratio 16:9)

#### 'Black level shift'

Adapts the colour dynamics for NTSC playback

**'Vertical video shift'**

Use this feature to adjust the position of the picture on your TV left or right using ◀, ▶ to suit your TV set.


**'SCART video'**

By default the recorder is set to **'RGB'**. Select **'S-Video'** if you want to connect an S-VHS recorder.

ENGLISH

**Sound settings**

Depending on which audio outputs are used, you can select the settings in this menu. If you only use the analogue audio output ( **OUT L AUDIO R** ), select the settings **Off** in the **'Digital output'** menu.



**'Digital output'**

For devices connected to the **DIGITAL AUDIO OUT** socket, you can select from the following settings:

**'All'**: Dolby Digital and DTS signals are fed unaltered to the digital output. MPEG-2 multi-channel signals are converted to PCM (Pulse Code Modulation).

For receivers/amplifiers with **digital multi-channel sound decoders**.

**'PCM only'**: Dolby Digital and MPEG-2 multi-channel signals are converted to PCM (Pulse Code Modulation).

For receivers/amplifiers without **digital multi-channel sound decoders**.

**'Off'**: Digital output switched off.

For devices with **analogue audio input**.

**'Analogue output'**

For devices connected to the analogue audio output ( **OUT L AUDIO R** ), you can select from the following settings:

**'Stereo'**: For devices without DolbySurround or TruSurround. Use this setting if the DVD recorder is only connected to a stereo TV set.


**'Surround'**: Dolby Digital and MPEG-2 multi-channel are mixed down to a DOLBY surround-compatible two-channel output signal. For devices with **Dolby Surround Pro Logic decoder**.

**'Night mode'**

Night mode optimises the sound for playback at low volume. You are therefore less likely to disturb your neighbours. This only works for Dolby Digital audio on DVD video discs.

**Language settings**

You can choose the following settings in this menu:



**'Audio Language'**

Playback audio language

**'Recording audio'**

Audio recording

**'Subtitle'**

Subtitle language

**'Menu'**


Screen menu language

**'Country'**

Country

**Additional settings**

You can select the following functions in this menu:



**'Status box'**

Along with the on screen menu, the OSD (On Screen Display) also displays information on the current operating status (counter, playback, recording, TV channel, etc.) on the TV screen. You can switch off the information about the operating status so that the on screen display (OSD) is not recorded during copying.

**'On'**: The OSD information appears in every selected mode for a few seconds and disappears again.

**'Off'**: The OSD information is switched off. It is **no longer** displayed on the screen.



**'Standby'**

To save power, you can switch off the clock display on the DVD recorder. Programmed (TIMER) recordings will still take place. In addition, you can present the most important features of the DVD recorder in scrolling text in the display (demo).

**'Low power'**: If the DVD-Recorder is switched off (button **STANDBY** ) , the clock display is also switched off.

**'Off'**: If the DVD-Recorder is switched off (button **STANDBY** ) , the clock display is visible.

**'Demo mode'**: If the DVD recorder is switched off with the **STANDBY**  button, a list of the most important features is shown in the display.

**'Display'**

You can change the brightness of the display on the DVD recorder. This setting only affects the DVD recorder when it is switched on.

**'Bright'**: The display appears with normal brightness. The disc tray light is switched on.

**'Dimmed'**: The display appears less bright. The disc tray light is switched off.

**'Off'**: The display and the disc tray light are switched off.

**Remote Control settings**


In this menu you can set the remote control type to which your DVD recorder should respond.

**'DVD player'**: The DVD recorder responds to a DVD player remote control. The DVD recorder also responds to the remote control of a DVD player. (remote control code RC-6). Choose this setting if your Philips TV remote supports DVD functions.

**'DVD recorder'**: The DVD recorder only responds to the supplied remote control.



**Disk feature menu**

In this menu you can make the changes that relate to the disc:

**'Access control'**

Please read the next chapter on 'Access control (child lock)'.

**'Auto resume'**

If playback of a pre-recorded DVD video disc or video CD is interrupted (button **STOP**  or **OPEN/CLOSE** ) when the disc is reloaded (disc is started) playback starts at the precise location where it stopped. This applies not only to the current disc but to the last 20 discs played.

This feature can be switched off if not required.

**'PBC'**

This line appears only if a VCD is loaded.


This function lets you activate or deactivate the PBC menu (Playback Control) for video CDs. See 'Playing a (Super) Video CD'.

**'Finalise disc'**

This feature allows you to finalise DVD+R discs. If the disc has already been finalised this line will appear darker.

**'Adapt disc format'**

If a DVD+RW has been recorded in a computer drive or in another DVD recorder the index screen may not be displayed correctly. This feature allows you to change the format of the disc. It is therefore only visible if the disc format is different.



### Child lock (DVD and VCD)

This feature enables discs to be locked for children. When Child Lock is on, a 4-digit code (PIN) needs to be entered before a disc can be played. You can also decide whether the inserted disc should always be played or should be played only once, despite the child lock.

**\*Play always:**

This disc is stored in a memory with space for 50 child-safe discs. If more than 50 discs are stored, the last disc in the list is removed and the new disc is added. The screen shows 'Child safe' at the start of playback.

**\*Play once:**

This disc is only authorised for single playback. If the recorder is switched off, the PIN code must be re-entered.

### Activating/deactivating child lock

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU**. The menu bar appears.
- 4 Select the **LOCK** icon using **◀** or **▶**.
- 5 Select **Disc features** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Confirm **Access control** using **▶**.
- 7 Enter a 4-digit code of your choice. If the code is new, you may have to enter the code a second time as confirmation.
- 8 Select **Child lock** using **CH+▲** or **CH-▼** and confirm with **▶**.
- 9 Select the **LOCK** icon using **CH-▼** or **CH+▲**.
- 10 Confirm with **OK**.
- 11 Quit the feature using **◀** and **SYSTEM-MENU**.

Unauthorised discs can only be played by entering the four-digit PIN code. To deactivate the child lock, select the **LOCK** icon in 9.

### Authorising a disc

- 1 Insert a disc. The access control box will appear after a short delay.
- 2 Using **CH+▲** or **CH-▼** select **'Play once'** or **'Play always'**.
- 3 Enter your PIN code using the number buttons **0..9**.

Double-sided DVDs may have a different ID for each side. For these discs, each side must be authorised. Multi-volume video CDs may have a different ID for each volume. For these CDs, each volume must be authorised.

### Locking unlocked discs

To lock a disc that was formerly authorised follow the instructions below

- 1 Insert a disc. Playback starts automatically. If the playback does not start automatically, press **PLAY ▶**.
- 2 Press the **STOP** button while the **LOCK** icon is visible. The icon changes to **LOCK**. The disc is now locked.

### Parental level control (DVD video only)

Films on pre-recorded DVD discs may contain scenes not suitable for children. Therefore, some discs may contain 'Parental Control' rating information that applies to the entire disc or to certain scenes on the disc.

The appropriate scenes have filter values that reach from 1-8. If such a scene is detected during playback, the filter value set on the DVD recorder is compared to the scene. If the filter value is higher than the setting, an alternative scene will be played (if available). Most DVDs apply the rating to an entire DVD. Therefore, if certain scenes exceed the rating you select, the entire disc will be blocked from viewing.

### Changing the country

The set filter values depend on the respective country. It is therefore necessary to enter the country to which these filter values apply.

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU**. The menu bar appears.
- 4 Select the **TA** icon using **◀** or **▶**.
- 5 Select line **Disc features** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Confirm the line **Access control** using **▶**.
- 7 Enter your four-digit code. If the code is new, you may have to enter the code a second time as confirmation.
- 8 Select **Change country** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 9 Select the corresponding country using **CH+▲** or **CH-▼** and confirm with **OK**.
- 10 To end, press **◀** and then **SYSTEM-MENU**.



### Activating/deactivating parental level control

ENGLISH

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU**. The menu bar appears.
- 4 Select the **TA** icon using **◀** or **▶**.
- 5 Select **Disc features** using **CH-▼** or **CH+▲** and confirm with **▶**.
- 6 Confirm **Access control** using **▶**.
- 7 Enter a 4-digit code of your choice. If the code is new, you may have to enter the code a second time as confirmation.
- 8 Select the **Parental level** using **CH+▲** or **CH-▼** and confirm with **▶**. A bar appears to select the parental level.
- 9 Select the appropriate rating using **CH-▼**, **CH+▲** or the number buttons **0..9**.



#### Tip

**What do the ratings mean?**  
 Rating 0 (displayed as "...") parental control not active.  
 Rating 1 (suitable for children)  
 Rating 8 (only suitable for adults)

**What happens if a DVD scene contains a higher level than the rating set?**  
 If the recorder does not find a suitable alternative, playback will stop and you must enter the four-digit code.

- 10 Confirm with **OK**. Quit using **◀** and **SYSTEM-MENU**.

## Changing the PIN code

ENGLISH

- 1 Switch on the TV set. If required, select the programme number for the DVD recorder.
- 2 Switch on the DVD recorder using **STANDBY/ON**.
- 3 Press **SYSTEM-MENU**. The menu bar appears.
- 4 Select the **Access control** icon using **Left** or **Right**.
- 5 Select **Change code** using **CH+▲** or **CH-▼** and confirm with **Enter**.
- 6 Confirm **Access control** using **Enter**.
- 7 Enter your four-digit PIN code. If the code is new, you may have to enter the code a second time as confirmation.
- 8 Select **Change code** using **CH+▲** or **CH-▼** and confirm with **Enter**.
- 9 Enter the new code using the number buttons **0..9**. Enter the same code again as confirmation.
- 10 Quit using **Left** and **SYSTEM-MENU**.



### Tip

I have forgotten my code.

Press **STOP** four times (step 7), then press **OK**. Access control is now switched off. You can now enter a new code as described above.

## 4. Mechanical Instructions

### 4.1 Dismantling and Assembly of the Set

For item numbers please see the exploded views in chapter 10.

#### 4.1.1 Front

- After removing the top cover, remove tray front 70, see picture 4-1
- Remove the three screws 205
- Release the two snap hooks on the sides and remove the front
- Remove the 9 screws 200 to remove the front plate 102, see picture 4-2




Figure 4-1




Figure 4-2

#### 4.1.2 EPG Board, only for sets with Guide Plus

- Remove the two screws 218, see picture 4-3
- Release the snaps of the two board spacers 130
- Turn the PCB in the service position





Figure 4-3

#### 4.1.3 DVIO Board, only for sets with DV input

To put the DVIO board in a service position, an extender board must be used. This extender board can be ordered with codenumber 3104 128 07770.

- After removal of the EPG board (if present) the DVIO board can be reached
- Remove the two screws 216, see picture 4-4
- Release the snaps of the two board spacers 125
- Put the DVIO board in the service position with the extender board 3104 128 07770.





Figure 4-4

#### 4.1.4 Digital Board

- After removal of EPG board (if present) and DVIO board the digital board can be reached
- Remove screws 214
- Turn the PCB in the service position





Figure 4-5

4.1.5 Basic Engine

- Remove the tray 70
- Remove the four screws 255
- Turn the engine in the service position





Figure 4-6

4.1.6 Analog Board

- Remove the 7 screws 250 and 210
- Remove screw safety holder 145
- Unlock the two snaps hooks on the left and right
- Turn the PCB in the service position





Figure 4-8




Figure 4-7

## 4.2 Dismantling Instructions

## DISMANTLING INSTRUCTIONS

See exploded view for item numbers




Figure 4-9



## 5. Diagnostic Software

Due to the complexity of the DVD recorder, the time to find a defect in the recorder can become long. To reduce this time, the recorder has been equipped with Diagnostic and Service software (DS). The DS offers functionality to diagnose the DVDR hardware and tests the following:

- Interconnections between components
- Accessibility of components
- Functionality of the audio and video paths

This functionality can be accessed via several interfaces:

1. End user/Dealer script interface
2. Command Interface
3. Player script interface for sets with Digital Board 1.5, Empress
4. Menu interface for sets with Digital Board 1.5, Empress

### 5.1 End User/Dealer Script Interface

#### 5.1.1 Description

The End user/Dealer script interface gives a diagnosis on a stand alone DVD recorder. During this mode, a number of hardware tests (nuclei) are automatically executed to check if the recorder is faulty. The diagnosis is simply a "fail" or "pass" message. If the message "FAIL" appears on the display, there is apparently a failure in the recorder. If the message "PASS" appears, the nuclei in this mode have been executed successfully. There can be still a failure in the recorder because the nuclei in this mode don't cover the complete functionality of the recorder.

#### 5.1.2 Structure




Figure 5-1

The End use/Dealer script executes all diagnostic nuclei that do not need any user interaction and are meaningful on a standalone DVD recorder.

#### 5.1.3 Contents for sets with Digital Board 1.5, Empress

The nuclei called in the End user/Dealer script are the following:

Counter	Nucleus	Name	Description
22	104	HostdSdramWrR	checks all memory locations of the 4MB SDRAM
21	106	HostdDramWrR	checks all the DRAM connected to the microprocessor of the digital board
20	123	HostdI2cNvram	checks the data line (SDA) and the clock line (SCL) of the I2C bus between the host decoder and NVRAM
19	202	SAA7118I2c	checks the interface between the Host I2C controller and the AVENC SAA7118 Video Input Processor
18	200	VideoEncI2c	checks the interface between the host I2C controller and Empress SAA6752
17	207	AudioEncI2c	checks the I2C connection between the host decoder and Empress SAA6752
16	204	AudioEncAccess	tests the HIO8 interface lines between the host decoder and the audio encoder
15	203	AudioEncSramAccess	checks the access of the SRAM by the audio encoder (address and data lines).
14	205	AudioEncSramWrR	tests the SRAM connected to the audio encoder
13	206	AudioEncInterrupt	tests the interrupt line between the host decoder and the audio encoder
12	300	VsmAccess	checks whether the VSM interrupt controllers and DRAM are accessible
11	303	VsmInterrupt	checks both interrupt lines between the VSM and the host decoder
10	302	VsmSdramWrR	tests the entire SDRAM of the VSM
9	1400	Clock11_289MHz	switches the A_CLK of the micro clock to 11.2896 MHz
8	1401	Clock12_288MHz	switches the A_CLK of the micro clock to 12.288 MHz
7	601	BeS2Bengine	checks the S2B interface with the Basic Engine by sending an echo command
6	500	DisplayEcho	checks the interface between the host processor and the slave processor on the display board
5	700	AnalogueEcho	checks the interface between the host processor and the microprocessor on the analogue board
4	711	AnalogueNvram	checks the NVRAM on the analogue board
3	706	AnalogueTuner	checks whether the tuner on the analogue board is accessible

Counter	Nucleus	Name	Description
2	901	LoopAudioUserDealer	This nucleus tests the components on the audio signal path. The host decoder: - The analogue board - The audio encoder - The VSM Attention: the rear cinch audio out has to be connected to the front cinch audio in.
1	906	LoopVideoUserDealer	Nucleus for testing the components on the video signal system path: - The VIP - The video encoder - The VSM - The host decoder - The analogue board Attention: the rear cinch video out has to be connected to the front cinch video in.

#### 5.1.4 Contents for sets with Digital Board Chrysalis

Included tests:	1.DS_ANAB_COMMUNICATIONECHO_NUC 2.DS_DCB_COMMUNICATIONECHO_NUC 3. DS_BROM_COMMUNICATION_NUC 4. DS_SYS_SETTINGSDISPLAY_NUC 5. DS_CHR_DEVTYPEGET_NUC 6. DS_CHR_INT_PIC_NUC 7. DS_CHR_DMA_NUC 8. DS_BROM_WRITEREAD_NUC 9. DS_NVRAM_COMMUNICATION_NUC 10. DS_NVRAM_WRITEREAD_NUC 11. DS_SDRAM_WRITEREADFAST_NUC 12. DS_FLASH_WRITEREAD_NUC 13.DS_FLASH_CHECKSUMPROGRAM_NUC 14.DS_SYS_HARDWAREVERSIONGET_NUC 15. DS_VIP_DEVTYPEGET_NUC 16. DS_VIP_COMMUNICATION_NUC 17. DS_DVIO_LINKDEVTYPEGET_NUC 18. DS_DVIO_PHYDEVTYPEGET_NUC 19. DS_DVIO_LINKCOMMUNICATION_NUC 20. DS_DVIO_PHYCOMMUNICATION_NUC 21.DS_PSCAN_COMMUNICATIONDENC_NUC 22.DS_PSCAN_COMMUNICATIONDEINTERLACER_NUC 23. DS_BE_COMMUNICATIONECHO_NUC 24.DS_ANAB_COMMUNICATIONIICNVRAM_NUC 25.DS_ANAB_COMMUNICATIONIICTUNER_NUC 26.DS_ANAB_COMMUNICATIONIICSOUNDPROCESSOR_NUC 27.DS_ANAB_COMMUNICATIONIICAVSELECTOR_NUC 28. DS_ANAB_CHECKSUMPROGRAM_NUC
-----------------	---

## 5.2 Player Script Interface only for sets with Digital Board Chrysalis

### 5.2.1 Description

The Player script will give the opportunity to perform a test that will determine which of the DVD recorder's modules are faulty, to read the error log and to perform an endurance loop test. To successfully perform the tests, the DVD recorder must be connected to a TV set.

To be able to check results of certain nuclei, the player script expects some interaction of the user (i.e. to approve a test picture or a test sound). Some nuclei (e.g. nuclei that test functionality of the DVDR module) require that a DVD+RW disc is inserted.

Only tests within the scope of the diagnostic software will be executed hence only faults within this scope can be detected.

### 5.2.2 Structure of the Player Script

The player script consists of a set of nuclei testing the hardware modules in the DVD recorder: the Display PWB, the Digital PWB, the Analogue In/Out PWB and the DVDR module.

Nuclei run by the player test need some user interaction; in the next table this interaction is described. The player test is done in two phases:

- Interactive tests: this part of the player test depends strongly on user interaction and input to determine nucleus results and to progress through the full test. Reading the error log information can be useful to determine any errors that occurred recently during normal operation of the DVD player.
- The loop test will perform the same nuclei as the dealer test, but it will loop through the list of nuclei indefinitely.

STEP	DESCRIPTION	NUCLEUS
1	Press <b>OPEN/CLOSE</b> and <b>PLAY</b> at the same time and <b>POWER ON</b> the recorder to start the playerscript	2
2	The local display shows <b>FPSEGMENTS</b> . Press <b>PLAY</b> to start the test. First the <i>starburst pattern</i> is lit, then the <i>horizontal segments</i> are lit, followed by the <i>vertical segments</i> and the last test is <i>light all segments</i> test. After each of the 4 tests the user has to confirm that the correct pattern was lit. Press <b>PLAY</b> to confirm that the correct pattern was lit (four times if the FPSEGMENTS test was successful). Press <b>RECORD</b> to indicate that the correct pattern was not successfully lit. Press <b>STOP</b> to skip this nucleus.	502

STEP	DESCRIPTION	NUCLEUS
3	The local display shows <b>FLABELS</b> . Press <b>PLAY</b> to start the test. Press <b>PLAY</b> to confirm that all labels are lit. Press <b>RECORD</b> to indicate that not all labels are lit. Press <b>STOP</b> to skip this nucleus.	503
4	The local display shows <b>FPLIGHT ALL</b> . Press <b>PLAY</b> to start the test. Press <b>PLAY</b> to confirm that everything was lit. Press <b>RECORD</b> to indicate that not all patterns are lit. Press <b>STOP</b> to skip this nucleus.	520
5	The local display shows <b>FPLED</b> . Press <b>PLAY</b> to start the test. Press <b>PLAY</b> to confirm that the led is lit. Press <b>RECORD</b> to indicate that the led is not lit. Press <b>STOP</b> to skip this nucleus.	504
6	The local display shows <b>FPKEYBOARD</b> . Press <b>PLAY</b> to start the test. Attention: all keys have to be pressed to get a positive result! Press <b>PLAY</b> for more than one second to confirm that all the keys were pressed and shown on the local display. If not all the keys were pressed, a FAIL message will appear on the local display. Press <b>RECORD</b> for more than one second to indicate that not all keys were pressed and shown on the local display. Press <b>STOP</b> for more than one second to skip this nucleus.	505
7	The local display shows <b>FPREMOTE CONTROL</b> . Press <b>PLAY</b> to start the test. Press <b>PLAY</b> to confirm that a key on the remote control was pressed and shown on the local display. Only one key has to be pressed to get a successful result. Press <b>RECORD</b> to indicate that the key on the remote control was pressed but not shown on the local display. Press <b>STOP</b> to skip this nucleus.	506
8	The local display shows <b>FPDIMMER</b> . Press <b>PLAY</b> to start the test. Press <b>PLAY</b> to confirm that the text on the local display was dimmed. Press <b>RECORD</b> to indicate that the text on the local display was not dimmed. Press <b>STOP</b> to skip this nucleus.	518
9	The local display shows <b>ROUTE VIDEO</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	712
10	The local display shows <b>ROUTE AUDIO</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	713
11	The local display shows <b>COLOUR-BAR ON</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	120
12	The local display shows <b>PINK NOISE ON</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	115
13	The local display shows <b>PINK NOISE OFF</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	116
14	The local display shows <b>SINE ON</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to stop the sine. Press <b>STOP</b> to skip this nucleus.	117
15	The local display shows <b>COLOUR-BAR OFF</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	121
16	The local display shows <b>BERESET</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	603
17	The local display shows <b>BETRAY OPEN</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	616
18	The local display shows <b>BETRAY CLOSE</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	615
19	The local display shows <b>BEWRITE READ</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	617
20	The local display shows <b>BETRAY OPEN</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	616
21	The local display shows <b>BETRAY CLOSE</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus.	615
22	The local display shows <b>READ ERRORLOG</b> . Press <b>PLAY</b> to start the test. Press <b>STOP</b> to skip this nucleus. If the player test succeeded, the user/dealer script will start in an endless loop. If the player test failed, the local display will display FAIL and the error code	633

**Remark**

In case of failure, the display shows " FAIL XXXXXX ". The description of the shown error code can be retrieved in the survey of Nuclei Error Codes (paragraph 5.4). Once an error occurs, it is not possible to continue the player script. Unplug the set and restart the player script. By pressing the STOP key, it is possible to jump over the failure and to continue the player script.





Figure 5-2



TR01007\_003  
270103

Figure 5-3

### 5.2.3 Error Log

#### Explanation:

The application errors will be logged in the NVRAM. The maximum number of error bytes that will be visible is 19. The last reported error is shown as DN D0000000, the oldest visible error as D0000000 UP and the errors in between as DN D0000000 UP. DN stands for DOWN, UP stands for UPWARDS. The shown error codes are identical to the Nuclei Error Codes (paragraph 5.4).

### 5.2.4 Trade Mode

#### TRADE MODE

When the recorder is in Trade Mode, the recorder cannot be controlled by means of the front key buttons, but only by means of the remote control.




Figure 5-4

### 5.2.5 Virgin mode

If you want that the recorder starts up in Virgin mode, follow this procedure:

- Unplug the recorder
- plug the recorder again while you keep the STAND BY/ON key pressed
- the set starts up in Virgin mode.

## 5.3 Menu and Command Mode Interface

### 5.3.1 Nuclei Numeration

Each nucleus has a unique number of four digits. This number is the input of the command mode:




Figure 5-5

The following groups are defined for Digital Board 1.5, Empress:

Group number	Group name
0	Basic / Scripts
1	Host decoder (St5505 and memory)
2	Audio / video encoder (DVDR only)
3	VSM (DVDR only)
4	NVRAM
5	Front Panel

Group number	Group name
6	Basic Engine
7	Analogue board (DVDR only)
8	DVIO (DVDR only)
9	Loop nuclei (DVDR only)
10	Library sub nuclei (I2C nuclei)
11	User interface
12	Furore (SACD only)
13	DAC (SACD only)

The following groups are defined for Digital Board Chrysalis:

Group number	Group name
0	Basic / Scripts
1	Chrysalis
2	Boot EEPROM
3	NVRAM
4	SDRAM
5	Flash
6	Video Input Processor
7	DVIO
8	Progressive Scan
9	Basic Engine
10	Display and Control Board
11	Analogue Board
12	System

### 5.3.2 Error Handling

Each nucleus returns an error code. This code contains six numerals, which means:




Figure 5-6

The nucleus group numbers and nucleus numbers are the same as above.

### 5.3.3 Command Mode Interface

#### Set-Up Physical Interface Components

Hardware required:

- Service PC
- one free COM port on the Service PC
- special cable to connect DVD recorder to Service PC

The service PC must have a terminal emulation program (e.g. Hyperterminal) installed and must have a free COM port (e.g. COM1). Activate the terminal emulation program and check that the port settings for the free COM port are: 19200 bps, 8 data bits, no parity, 1 stop bit and no flow control. The free COM port must be connected via a special cable to the RS232 port of the DVD recorder. This special cable will also connect the test pin, which is available on the connector, to ground (i.e. activate test pin).

**Code number of PC interface cable: 3122 785 90017**

#### Activation Digital Board 1.5 Empress

Plug the recorder to the mains and the following text will appear on the screen of the terminal (program):

```

DVD Video Recorder Diagnostic Software Version 4.0
Basic SDRAM Data bus test passed
Basic SDRAM Address bus test passed
Basic SDRAM Device test passed

(M) nuc, (C) command or (S) IE-interface?  [N] , * C
DD:>
  
```

Figure 5-7

The first line indicates that the Diagnostic software has been activated and contains the version number. The next lines are the successful result of the SDRAM interconnection test and the basic SDRAM test. The last line allows the user to choose between the three possible interface forms. If pressing C has made a choice for Command Interface, the prompt ("DD>") will appear. The diagnostic software is now ready to receive commands. The commands that can be given are the numbers of the nuclei.

#### Activation Digital Board Chrysalis

1. Pull the mains cord from the recorder and reconnect it again (reboot).
2. The next welcome message will appear on the PC:

#### Welcome screen D&S program

```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]

Factory Diagnostics and Service Software
DVD Video Recorder
Version 6 (Jan 9 2003, 11:11:15)

DS:>
  
```

Figure 5-8

Now, the prompt 'DS:>' will appear. The diagnostic software is now ready to receive commands. The commands that can be given are the numbers of the nuclei. If you see above shown screen, continue with paragraph 'Nuclei Codes'.

3. It is possible that the next messages will appear when starting the DVD+RW for the first time

#### Error messages D&S program

```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]

[MS-DIV,WARNING,Digital Board Hardware Information is corrupt,]
Factory Diagnostics and Service Software
DVD Video Recorder
Version 6 (Jan 9 2003, 11:11:15)

WARNING,Digital Board Hardware Information is corrupt
DS:>
  
```

Figure 5-9a

#### Error messages D&S program

```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]

DS:> *****
System error: Diversity string UnAccessible!! Eeprom problem! *****

Factory Diagnostics and Service Software
DVD Video Recorder
Version 8 (May 12 2003, 16:44:35)

WARNING,Digital Board Hardware Information is corrupt
DS:>
  
```

Figure 5-9b

In these cases, the boot EEPROM of the Chrysalis Digital Board does not contain the required string with the hardware information. To update the Digital Board with the correct string, nucleus 1226 must be executed.

See next section 'Diversity String Input'. There can also be the next error message.

```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]

DS:> *****
* System error: Due to a setting in the Digital Board Diversity *
* Settings, the Recorder is unable to function properly. *
* Please change the hardware diversity settings by using the *
* proper nuclei BEFORE proceeding to the application!! *
*****

The next Hardware Settings can be safely programmed:
Board name: FAILSAFE
Hardware ID: 21

Codec IC: PNX7100_MF3
Video Input Processor IC: SAA7118
Progressive Scan Deinterlacer IC: None
Progressive Scan Dec IC: ADV7196
I-Link physical layer circuit IC: PDI1394P25
I-Link link layer circuit IC: PDI1394P40
Audio clock: Clock scheme 1
Bit engine connector: available
IDE connector 1: available
IDE connector 2: not available
PCI connector: not available
RAM size: 32MByte
ROM size (NOR FLASH bank 1): 8MByte
ROM size (NOR FLASH bank 2): Not available
ROM size (NAND FLASH): Not available
Settings ID: 4641694C5341464521030300010101020101000020000000
Program these settings? (Y/N)
Programming the settings values...

Factory Diagnostics and Service Software
DVD Video Recorder
Version 8 (May 1 2003, 18:38:27)

DS:>_
  
```


Figure 5-9c

Enter "Y" to program a safe string. With this automatically generated string the board will work in principle but it has to be checked if all board settings were detected correctly.

*Diversity String Input*

- Execute nucleus 1226 to enter the string. Please see chapter 8.5 for details

## Nucleus 1226 execution with string



```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]
DS:> 1226 4E3100000000000022030300010101020100000020080000
122600:
Test OK
DS:> _
Connected 0:01:41 Auto detect 19200 8-N-1 [SEPCLE] [CAPS] [NUM] [CapsLock]

```

Figure 5-10

- To check if the hardware info is filled correctly, you can execute nucleus 1228.

## Nucleus 1228 info example



```

D&S - HyperTerminal
File Edit View Call Transfer Help
[Icons]
DS:> 1228
Settings ID: 4E3100000000000022030300010101020100000020080000
Board name: NI
Hardware ID: 34
Codec IC: PNX7100_MF3
Video Input Processor IC: SAA7118
Progressive Scan Deinterlacer IC: None
Progressive Scan Denc IC: ADU7196
I-Link physical layer circuit IC: PDI1394P25
I-Link link layer circuit IC: PDI1394P40
Audio clock: Clock scheme 1
Bit engine connector: available
IDE connector 1: not available
IDE connector 2: not available
PCI connector: not available
RAM size: 32MByte
ROM size (NOR FLASH bank 1): 8MByte
ROM size (NOR FLASH bank 2): Not available
ROM size (NAND FLASH): Not available
Bit Engine:
122800:
Test OK
DS:> _
Connected 0:02:26 Auto detect 19200 8-N-1 [SEPCLE] [CAPS] [NUM] [CapsLock] [Ctrl]

```

Figure 5-11

- Exit the 'Terminal' program.
- Reboot the DVD recorder to allow the software to start.



**Command Overview Digital Board 1.5 Empress**

We provide an overview of the nuclei and their numbers. This overview is preliminary and subject to modifications.

**Host Decoder [01]**

[xx yy] Number	Nuclei
100	Checksum Flash
101	Flash Write Access 1
102	Flash Write Access 2
103	Flash Write Read
104	SdRam Write Read
105	SdRam Write Read Fast
106	Dram Write Read
107	Dram Write Read Fast
108	Hardware Version
109	Mute On
110	Mute Off
115	Pink Noise On
116	Pink Noise Off
117	Sine On
118	Sine Burst 1kHz
119	Sine Burst 12kHz
120	Colour-bar On Note: Use nucleus 712 with parameter 07 to route the signals to the analogue board output.
121	Colour-bar Off
122	NvramWrR
123	NvramI2c
130	Boot Version
131	Application Version
132	Diagnostics Version
133	Download Version
134	Write / read I2C message to / from digital board
135	Video Test Signal OnNote: Use nucleus 712 with parameter 07 to route the signals to the analogue board output. Input: 135 [a] [b] a: Number of test image, 0. Horizontal colour-bar 1. White 2. Yellow 3. Light blue 4. Green 5. Magenta 6. Red 7. Blue 8. Black 9. Colour triangle (execution time is 12 seconds) 10. Test image for progressive scan (execution time is 6 seconds)  b: Video standard, 0. PAL BDGH 1. NTSC
136	Video Test Signal Off
137	Macrovision Off

**Audio Video Decoder [02]**

[xx yy] Number	Nuclei
200	Video Encoder I2C
202	SAA7118 I2C
203	Audio Encoder SRAM Access
204	Audio Encoder Access
205	Audio Encoder SRAM Write Read
206	Audio Encoder Interrupts

[xx yy] Number	Nuclei
207	Audio Encoder I2C
208	SAA7118 select input
209	Empress Version

**VSM [03]**

[xx yy] Number	Nuclei
300	Register Access
301	SDRAM Access
302	SDRAM Write Read
303	Interrupt lines
304	VSM Interconnection
305	UART

**NVRAM [04]**

[xx yy] Number	Nuclei
400	Reset
401	Read
402	Modify
403	UniqueNr Read
404	Read Error Log
407	Reset Error Log
409	Line2 Region-Code Reset
410	UniqueNr Store

**Front Panel [05]**

[xx yy] Number	Nuclei
500	Echo
501	Version
502	Segment
503	Label
504	Led
505	Keyboard
506	Remote-Control
507	Segment Starburst
508	Segment Vertical
509	Segment Horizontal
514	Beeper
515	Disobar
516	Disobar Dots
517	Vu / Gnd
518	Dimmer
519	Blinking
520	Light All Segments
522	Flap Open
523	Flap Close

**Basic Engine [06]**

[xx yy] Number	Nuclei
600	S2B Pass
601	S2B Echo
602	Version
603	Reset
604	Focus On
605	Focus Off
606	Disc Motor On
607	Disc Motor Off
608	Radial On

[xx yy] Number	Nuclei
609	Radial Off
615	Tray In
616	Tray Out
617	Write Read
618	Write Read Endless Loop
619	Selftest
620	BE Test
621	Laser Test
622	Spindle (Disc) Motor Test
623	Focus Test
624	Sledge Motor Test
625	Sledge Motor Slow
626	Tilt
627	EEPROM Read
628	EEPROM Write
629	Optimise Jitter
630	Radial ATLS Calibration
631	Get Statistics Information
632	Reset Statistics Information
633	BE Read Error Log
634	BE Reset Error Log
638	Get Self Test Result
639	Radial Initialisation
640	Get OPU info

## Analog Board [07]

[xx yy] Number	Nuclei
700	Echo
703	Boot Version
704	Hardware Version
705	Clock Adjust
706	Tuner
707	Frequency Download
708	Data Slicer
709	Sound Processor
710	AV Selector
711	Nvram
712	Route Video
713	Route Audio
715	Set Slash Version
716	Application Version
717	Diagnostics Version
718	Download Version
720	Bargraph Level Adjustment
721	Clock correction
722	Clock reference
723	Re-virginise Recorder
724	Flash Checksum
725	Tuner frequency selection Europe: To make video and audio signals from the tuner available on Scart2, send command "712 08". For Nafta/Apac: To make the black/white Video available on Y/C Rear Out connector, send command "712 08" Input: 725 [frequency in MHz*16] [system] System: NTSC=16, PAL BG=16, PAL I=32, PAL DK=48, SEC L=64, SEC LS=80, SEC BG=96, SEC DK=112
727	Set virgin bit
728	Clear Virgin Bit
729	Write / read I2C message to / from analogue board

[xx yy] Number	Nuclei
730	Store external presets
731	Get slash version
732	AFC Reference Voltage Tuner
736	Get EPG Version
737	Get operating hours in Tuner Mode

## DVIO [08]

[xx yy] Number	Nuclei
800	Check DVIO board presence
801	Reset DVIO
802	DVIO Access
803	Get DVIO error codes
804	Get DVIO module ids
805	Execute DVIO module SelfTestInput: 805 [a] [b]Parameters: a=1/0...full Ram test, b=1/0...cable connected
806	Set DVIO led on
807	Set DVIO led off

## Loop Nuclei [09]

[xx yy] Number	Nuclei
900	Digital Audio Loop (no function in Gen. 1.5 and Lead)
901	User / Dealer Audio Loop
902	Digital Video Loop
903	Digital Video VBI Loop
904	System Video Loop
905	System Video VBI Loop
906	User / Dealer Video Loop
907	User / Dealer Video VBI Loop
908	System Audio Loop SCART
909	System Audio Loop CINCH
910	Digital DVIO Video Loop
911	System Video Vip

## Miscellaneous [14]

[xx yy] Number	Nuclei
1400	Clock 11.289 MHz
1401	Clock 12.288 MHz
1412	Progressive Scan I2C
1413	Progressive Scan test image on
1414	Progressive Scan test image off
1415	Progressive Scan Route Enable
1416	Progressive Scan Route Disable

## Scripts [00]

[xx yy] Number	Nuclei
1	UserDealer Script
2	Player Script

**Routing Audio and Video***Route Video*

Nucleus Number: 712

## Description

This nucleus routes the video signals on the analogue board to the destination determined by the input parameters

The paths that are available for video routing and their description (Euro region):

Path ID	Description
00	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
01	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to the digital board.
02	No Routing.
03	Input signal is from FRONT S-VIDEO(Y/C) and will be routed to the digital board.
04	No Routing.
05	Input signal is CVBS from SCART1 and will be routed to the digital board.
06	Input signal is CVBS from SCART2 and will be routed to the digital board.
07	Input Signal is CVBS from Digital Board and it will be routed to Scart1 and Scart2.
08	Input signal is VIDEO(CVBS) from ANTENNA IN and will be routed to SCART2.
09	Input signal is VIDEO(CVBS) from SCART1 and will be routed to SCART2.
10	Input signal is VIDEO(CVBS) from SCART2 and will be routed to SCART1.
11	Signal path is routed Fast Blank from Scart2 pin16 and will be routed Scart1 pin16
12	Input Signal is YC from Digital Board and it will be routed to Scart1.
13	
14	No Routing.
15	Input Signal is CVBS from TUNER and it will be routed to Digital .
16	No Routing.
17	Input Signal is routed from digital board YC to REAR S-VIDEO(YC) OUT
18	Signal path is routed from digital board RGB to RGB SCART1 and from digital board CVBS to digital board CVBS.
19	No Routing.
20	Input RGB Signal is routed from Digital Board to SCART1(RGB),Input CVBS Signal from Digital Board to Digital Board and Fast Blanking Signal from Scart 2 to Scart1.
21	Input Y/C Signal from Digital Board is routed to Rear Y/C Connector and Input Y/c Signal from Front Y/C connector is routed to Digital Board.

#### Example

DD:> 712 01

71200: Video routing on the Analogue Board OK.

Test OK @

#### Route Audio

Nucleus Number: 713

#### Description

This nucleus routes the audio on the analogue board to the destination determined by the input parameters

The paths that are available for audio routing and their description (Europe version)

Path ID	Description
00	Input signal is from FRONT AUDIO IN and will be routed to the digital board.(This is done so that nucleus 901 works)
01	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
02	No Routing.
03	Input signal is AUDIO from SCART1 and will be routed to the digital board.
04	Input signal is AUDIO from SCART2 and will be routed to the digital board.
05	No routing.
06	No routing.
07	Input Audio signal is from the digital Board and it will be routed to the Scart 1 and Scart2
08	Input AUDIO signal from TUNER and will be routed to SCART2.
09	Input signal is AUDIO from SCART1 and will be routed to SCART2.
10	Input audio signal from Scart2 is routed to Scart1.
11	Input Audio signal is routed from DVIO to Scart2.
12	
13	No Routing.
14	Input is Audio Signal from DVIO and it will be routed to Digital Board.
15	Input is Audio Signal from TUNER and it will be routed to Digital Board..
16	No routing.
17	No Routing.
18	Input signal is from FRONT AUDIO IN and will be routed to SCART2.
21	Input signal is from FRONT AUDIO IN and will be routed to the digital board.(This is done so that nucleus 909.1 works)

#### EXAMPLE

DD:> 713 00

71300: Audio routing on the Analogue Board OK.

Test OK @

### Command overview Digital Board Chrysalis

Below you will find an overview of the nuclei, their numbers, and their error codes. This overview is preliminary and subject to modifications.

#### Chrysalis (CHR)

Nucleus Name	DS_CHR_DevTypeGet	
Nucleus Number	100	
Description	Sends the device ID and the module ids and revisions of the PNX7100 (Chrysalis) to the stdout port.	
Technical	<ul style="list-style-type: none"> <li>- Determine the codec ID by means of comparing version ids of the modules.</li> <li>- Read the module-id register from every module.</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10000	Getting the information succeeded
	10001	Wrong codec ID detected
Example	<pre>DS:&gt; 100 Device ID 7100 Codec ID PNX7100_MF2 F-BCU (0x0102) 1.0 INTC (0x011d) 1.0 PCI-XIO(0x0113) 1.0 SIF(0x013b) 1.0 EJTAG (0x0104) 0.0 S-BCU (0x0102) 1.0 BOOT (0x010a) 1.0 CONFIG (0x013f) 1.0 RESET (0x0123) 1.0 DEBUG (0x0116) 0.0 UART0 (0x0107) 0.1 UART1 (0x0107) 0.1 UART2 (0x0107) 0.1 UART3 (0x0107) 0.1 I2C0 (0x0105) 0.1 I2C1 (0x0105) 0.1 GPIO (0x013c) 1.0 SYNC (0x013a) 1.0 DISP0 (0xa015) 0.1 DISP1 (0xa00f) 0.0 OSD (0x0136) 0.1 SPU (0xa00e) 0.0 MIXER (0x0137) 1.0 DENC (0x0138) 0.1 CCIR (0x0139) 1.0 VDEC (0x0133) 0.1 PARSER (0xa00d) 0.0 DV (0xa00c) 0.0 BEI (0xa00a) 0.0 IDE (0xa009) 0.0 SGDX (0xa008) 0.0 BYTE (0xa00b) 0.0 OUTPUT (0xa003) 0.0 ACOMP (0xa000) 0.0 VFE (0xa001) 0.0 VCOMP (0xa002) 0.0 SCR (0x0000) 0.0 SIFF (0xa011) 0.0 WMD (0xa010) 0.0 AUDIO0 (0xa015) 0.1 AUDIO1 (0xa00f) 0.0 PSCAN (0xa018) 0.0  010000: Test OK @</pre>	

Nucleus Name	DS_CHR_TestImageOn	
Nucleus Number	101	
Description	Generates a test-image of a selected video standard on selected video output on the digital board. When no input is given, the default values will be used. Use nucleus <b>DS_ANAB_VideoRouting</b> to route the video signal on the analogue board output	
Technical	<ul style="list-style-type: none"> <li>- Validate the user input.</li> <li>- Initialise the SYNC module.</li> <li>- Initialise the DISPLAY module.</li> <li>- Initialise the MIXER module.</li> <li>- Initialise the DENC module.</li> <li>- Set the selected video standard.</li> <li>- Generate the selected test image in memory.</li> <li>- Start the DISPLAY module.</li> <li>- Start the MIXER module.</li> <li>- Start the DENC module according to the selected test image id.</li> </ul>	
Execution Time	1 second.	

User Input	The user has to decide which test image, video standard and video output must be used: <b>Test image id:</b> 0 VERTICAL_COLOURBAR (default) 1 HORIZONTAL_COLOURBAR 2 WHITE 3 YELLOW 4 CYAN 5 GREEN 6 MAGENTA 7 RED 8 BLUE 9 BLACK 10 GRAY <b>Video standard:</b> PAL (default) NTSC <b>Video output:</b> ALL CVBS and YC and RGB (default) CVBS YC RGB YUV PSCAN progressive scan	
Error	Number	Description
	10100	Generating the test image succeeded.
	10101	Invalid input was provided.
	10102	The Chrysalis SYNC-module cannot be initialised.
	10103	The Chrysalis MIXER-module cannot be initialised.
	10104	The Chrysalis VPP-module cannot be initialised.
	10105	The Chrysalis DENC-module cannot be initialised.
Example:	DS:> 101 010100: Test OK @ DS:> 101 0 pal cvbs 010100: Test OK @ DS:> 101 4 ntsc yc 010100: Test OK @	

Nucleus Name	<b>DS_CHR_TestImageOff</b>	
Nucleus Number	102	
Description	Switches the test-image off.	
Technical	- Stop the DENC module.	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
Example	10200	Stopping the test image generation succeeded
	10201	The Chrysalis DENC-module failed.
	DS:> 102	
	010200:	
	Test OK @	

Nucleus Name	<b>DS_CHR_SineOn</b>	
Nucleus Number	103	
Description	Generate an audio sine signal on the audio output of the digital board. Note: Left channel 6kHz, right channel 12 kHz sine. Make sure to route the signal first.	
Technical	<ul style="list-style-type: none"> <li>- De-mute the analogue board</li> <li>- Set fifo parameters for audio</li> <li>- Set the volume</li> <li>- Set the I2S outputs and configuration paths</li> <li>- Set the decoder mode</li> <li>- Configure the DUET DSP</li> <li>- Configure the PALM DSP</li> <li>- Put the AC3 audio in the fifo</li> <li>- Send 'prepare' command to the audio decoder</li> <li>- Send 'play' command to the audio decoder</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description

	10300	The sine signal was successfully generated
	10301	The analogue board could not be de-muted
	10302	The audio decoder did not initialise
	10303	The dsp2 of the audio decoder did not configure
	10304	The dsp1 of the audio decoder did not configure
	10305	There was a delay error before starting
	10306	Wrong input was given to the decoder function
Example	DS:> 103 010300: Test OK @	

Nucleus Name	<b>DS_CHR_SineOff</b>	
Nucleus Number	104	
Description	Stop generating the audio sine signal	
Technical	- Reset the audio block of the Chrysalis	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10400	Switching off the audio sine signal succeeded
Example	DS:> 104 010400: Test OK @	

Nucleus Name	<b>DS_CHR_SineBurst</b>	
Nucleus Number	105	
Description	Generate an audio sine signal on the audio output of the digital board for 4 seconds.	
	Note: Left channel 6kHz, right channel 12 kHz sine with some known hick-ups	
Technical	- Call the DS_CHR_SineOn nucleus - Delay for 4 seconds - Call the DS_CHR_SineOff nucleus	
Execution Time	4 seconds	
User Input	None	
Error	Number	Description
	10500	The sine signal burst was successfully generated
	10501	The delay did not succeed during the burst
	10502	The audio sine could not be generated
Example	DS:> 105 010500: Test OK @	

Nucleus Name	<b>DS_CHR_MuteOn</b>	
Nucleus Number	106	
Description	Mute the audio outputs of the digital board	
Technical	- Send the 'Mute' command to the PALM DSP	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10600	Muting the audio succeeded
Example	DS:> 106 010600: Test OK @	

Nucleus Name	<b>DS_CHR_MuteOff</b>	
Nucleus Number	107	
Description	De-mute the audio outputs of the digital board	
Technical	- Send the 'DeMute' command to the PALM DSP	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10700	De-muting the audio succeeded
Example	DS:> 107 010700: Test OK @	

Nucleus Name	<b>DS_CHR_DvLedOn</b>	
Nucleus Number	108	
Description	Check the connection to the DV-LED on the digital board by switching it on	
Technical	- Write to the PIO pin to light the DV LED	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10800	Switching the DV-LED on succeeded
	10801	Switching the DV-LED on failed
Example	DS:> 108 010800: Test OK @	

Nucleus Name	<b>DS_CHR_DvLedOff</b>	
Nucleus Number	109	
Description	Switch off the DV-LED on the digital board	
Technical	- Write to the PIO pin to switch off the DV LED	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	10900	Switching the DV-LED off succeeded
	10901	Switching the DV-LED off failed
Example	DS:> 109 010900: Test OK @	

Nucleus Name	<b>DS_CHR_MacroVisionOn</b>	
Nucleus Number	110	
Description	Turn on MacroVision.	
Technical	- Set some registers of the DENC module in the Chrysalis.	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	11000	Turning on MacroVision succeeded
	11001	Turning on MacroVision failed
Example	DS:> 110 011000: Test OK @	

Nucleus Name	<b>DS_CHR_MacroVisionOff</b>	
Nucleus Number	111	
Description	Turn off MacroVision.	
Technical	- Set some registers of the DENC module in the Chrysalis.	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	11100	Turning off MacroVision succeeded
	11101	Turning off MacroVision failed
Example	DS:> 111 011100: Test OK @	

Nucleus Name	<b>DS_CHR_Peek</b>	
Nucleus Number	112	
Description	Peek a value on a specified address	
Technical	- Check the user input - Read out the address specified - Check whether the address to be read is aligned on 4 bytes	
Execution Time	Less than 1 second.	
User Input	The address to peek on	
Error	Number	Description
	11200	Peeking on the specified address succeeded
	11201	Peeking on the specified address failed; wrong user input

	11202	Peeking on the specified address failed due to misalignment
Example	DS:> 112 0xa0700000 011200: Value read = 0x000001BD Test OK @	

Nucleus Name	<b>DS_CHR_Poke</b>	
Nucleus Number	113	
Description	Poke a value on a specified address	
Technical	<ul style="list-style-type: none"> <li>- Check the user input</li> <li>- Change the value on the address specified</li> <li>- Check whether the address to be modified is aligned on 4 bytes</li> </ul>	
Execution Time	Less than 1 second.	
User Input	The address to poke and the value: <address><value>	
Error	Number	Description
	11300	Poking the specified address succeeded
	11301	Poking the specified address failed, wrong user input
	11302	Poking the specified address failed due to misalignment
Example	DS:> 113 0xa0700000 0xaabbccdd 011300: Test OK @	

Nucleus Name	<b>DS_CHR_INT_PICInterrupts</b>	
Nucleus Number	114	
Description	Test all interrupts of the priority interrupt controller	
Technical	<ul style="list-style-type: none"> <li>- Install interrupt handlers</li> <li>- Generate interrupts</li> <li>- Test whether all interrupts were received</li> </ul>	
Execution Time	Less than 1 second.	
User Input	-	
Error	Number	Description
	11400	Testing all the PIC interrupts succeeded
	11401	Testing all the PIC interrupts failed
Example	DS:> 114 011400: Test OK @	

Nucleus Name	<b>DS_CHR_DMA_TestDMA</b>	
Nucleus Number	115	
Description	Test the memory to memory DMA transfer	
Technical	<ul style="list-style-type: none"> <li>- Create a block with known data in memory</li> <li>- Copy this block to the consecutive area using 3 different DMAs</li> <li>- Check whether all DMAs transferred the data properly</li> </ul>	
Execution Time	Less than 2 seconds.	
User Input	-	
Error	Number	Description
	11500	The testing of the DMAs succeeded
	11501	The initialisation of the DMAs failed for one or more DMA
	11502	One or more DMAs failed the test
Example	DS:> 115 011500: Test OK @	

#### Boot EEPROM (BROM)

Nucleus Name	<b>DS_BROM_Communication</b>	
Nucleus Number	200	
Description	Check the communication between the IIC controller of the Chrysalis and the boot EEPROM	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Read something from the eeprom</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	20000	The data is properly read so the communication is OK
	20001	The IIC bus was not accessible



	20002	There was a timeout reading the device
	20003	The IIC acknowledge was not received
	20004	An IIC-bus error occurred
	20005	The IIC bus initialisation failed
	20006	An unexpected IIC error occurred
Example:	DS:> 200 020000: Test OK @	

Nucleus Name	<b>DS_BROM_WriteRead</b>	
Nucleus Number	201	
Description	Check whether the Boot EEPROM can be written to and read from	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Write something to the eeprom</li> <li>- Read from the same location and check whether it is the same as written</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	20100	The write-read test succeeded
	20101	The write-read test failed
	20102	An IIC-bus error occurred
	20103	There was a timeout reading the device
	20104	The IIC bus was not accessible
	20105	The IIC acknowledge was not received
	20106	Got unknown IIC bus error
	20107	The IIC bus initialisation failed
Example:	DS:> 201 020100: Test OK @	

**NVRAM**

Nucleus Name	<b>DS_NVRAM_Communication</b>	
Nucleus Number	300	
Description	Check the communication between the IIC controller of the Chrysalis and the EEPROM	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Read from a location in NVRAM</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	30000	Something is properly read so the communication is OK
	30001	The IIC bus was not accessible
	30002	There was a timeout reading the device
	30003	The IIC acknowledge was not received
	30004	The communication with the device failed
	30005	The IIC bus initialisation failed
Example:	DS:> 300 030000: Test OK @	

Nucleus Name	<b>DS_NVRAM_WriteRead</b>	
Nucleus Number	301	
Description	Check whether the EEPROM can be written to and read from	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Backup data from location to modify</li> <li>- Write to location and read it back again</li> <li>- Write back the backed up data to the location to leave the nvram as found</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	30100	The write-read test succeeded
	30101	The IIC bus could not be initialised
	30102	There was an NVRAM IO error
	30103	The value could not be read back from the NVRAM

Example	DS:> 301 030100: Test OK @
---------	----------------------------------

Nucleus Name	<b>DS_NVRAM_Clear</b>	
Nucleus Number	302	
Description	Make the EEPROM empty, containing all zeroes.	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Create a memory block filled with zeroes</li> <li>- Write this block to the NVRAM</li> </ul>	
Execution Time	16 seconds	
User Input	None	
Error	Number	Description
	30200	The clearing of the NVRAM succeeded
	30201	There was an IIC error
	30202	Clearing the NVRAM failed
Example	DS:> 302 030200: Test OK @	

Nucleus Name	<b>DS_NVRAM_Modify</b>	
Nucleus Number	303	
Description	Modifies one or more locations in NVRAM and updates the checksum of the section modified	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Decode user input</li> <li>- Modify the NVRAM as indicated</li> <li>- Validate the NVRAM by calculating the checksum and storing it</li> </ul>	
Execution Time	Less than 1 second	
User Input	<ol style="list-style-type: none"> <li>1. The location that must be modified i.e. "ALL" "BOOT" "DIAGNOSTICS" "DOWNLOAD" "CONFIG" "RECORDER" or no string if an offset from the base address of the NVRAM is required</li> <li>2. The offset and data which to put on the selected location &lt;offset&gt; &lt;length&gt; &lt;data&gt;</li> </ol>	
Error	Number	Description
	30300	Modifying the NVRAM contents succeeded
	30301	Unable to initialise NVM
	30302	Modifying the NVRAM contents failed
	30303	length out of range
	30304	unable to decode length
	30305	offset out of range
	30306	unable to decode offset
	30307	unknown location specified
	30308	no location is specified
	30309	number of values incorrect
	30310	There was an IIC error
Example	DS:> 303 DIAGNOSTICS 5 1 0x5a 030300: Section is modified successfully Test OK @	

Nucleus Name	<b>DS_NVRAM_Read</b>	
Nucleus Number	304	
Description	Read out one or more locations in the NVRAM	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Decode user input</li> <li>- Read from the NVRAM and return this info to the user</li> </ul>	
Execution Time	Less than 1 second	
User Input	<ol style="list-style-type: none"> <li>1. The location which must be read i.e. "ALL" "BOOT" "DIAGNOSTICS" "DOWN LOAD" "CONFIG" "RECORDER" or no string if an offset from the base address of the NVRAM is required</li> <li>2. The offset and number of bytes to read &lt;offset&gt; &lt;length&gt;</li> </ol>	
Error	Number	Description
	30400	Value read
	30401	Unable to initialise NVM

	30402	Reading the NVRAM contents failed
	30403	length out of range
	30404	unable to decode length
	30405	offset out of range
	30406	unable to decode offset
	30407	unknown location specified
	30408	no location is specified
Example:	304 DIAGNOSTICS 0 6 030400: Value read = 0x00 0x00 0x00 0x00 0x00 0x5A Test OK @	

**SDRAM**

Nucleus Name	<b>DS_SDRAM_WriteRead</b>	
Nucleus Number	400	
Description	Check all data lines, address lines and memory locations of the SDRAM	
Technical	<ul style="list-style-type: none"> <li>- Test the databus</li> <li>- Test the addressbus</li> <li>- Test the integrity of the device itself (memory locations)</li> </ul>	
Execution Time	11 seconds	
User Input	None	
Error	Number	Description
	40000	The write-read test succeeded
	40001	The data bus contains an error
	40002	The address bus contains an error
	40003	The SDRAM itself contains an error
Example:	DS:> 400 040000: Test OK @	

Nucleus Name	<b>DS_SDRAM_WriteReadFast</b>	
Nucleus Number	401	
Description	Check all data lines and address lines of the SDRAM	
Technical	<ul style="list-style-type: none"> <li>- Test the databus</li> <li>- Test the addressbus</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	40100	The write-read test succeeded
	40101	The data bus contains an error
	40102	The address bus contains an error
Example:	DS:> 401 040100: Test OK @	

Nucleus Name	<b>DS_SDRAM_Write</b>	
Nucleus Number	402	
Description	Write to a specific memory address	
Technical	<ul style="list-style-type: none"> <li>- Decode the user input and check its ranges and alignment on 4 bytes</li> <li>- Write the data to the SDRAM</li> </ul>	
Execution Time	Less than 1 second	
User Input	<ol style="list-style-type: none"> <li>1. The location that must be modified (SDRAM starts at address 0xA0000000)</li> <li>2. The value to put on the selected location</li> </ol>	
Error	Number	Description
	40200	Writing to the SDRAM succeeded
	40201	Writing to the SDRAM failed; Wrong user input
	40202	Address is not dividable by 4
Example:	DS:> 402 0xa1000010 0xad112222 040200: Test OK @	

Nucleus Name	<b>DS_SDRAM_Read</b>	
Nucleus Number	403	
Description	Read from a specific memory address	

Technical	<ul style="list-style-type: none"> <li>- Decode the user input and check the ranges</li> <li>- Read from the SDRAM and return this info to the user</li> </ul>	
Execution Time	Less than 1 second	
User Input	The location from which the data must be read ( SDRAM starts at address 0xA0000000 )	
Error	Number	Description
	40300	Reading from the SDRAM succeeded
	40301	Reading from the SDRAM failed; Wrong user input
	40302	Address is not dividable by 4
Example	DS:> 403 0xa1000010 040300: Value read = 0xAD112222 Test OK @	

**FLASH**

Nucleus Name	<b>DS_FLASH_DevTypeGet</b>	
Nucleus Number	500	
Description	Get the device (revision) type information of the FLASH IC. (manufacturer and device ID)	
Technical	<ul style="list-style-type: none"> <li>- Set the timing for the flash writing</li> <li>- Write a command sequence to determine device type information</li> <li>- Return the information to the user</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	50000	Getting the information from the FLASH succeeded
	50001	Getting the information from the FLASH failed
Example	DS: > 500 050000: Found FLASH memory; Manufacturer ID: 0x01 Device ID : 0x01 Test OK @	

Nucleus Name	<b>DS_FLASH_WriteRead</b>	
Nucleus Number	501	
Description	Check whether the FLASH can be written to and read from	
Technical	<ul style="list-style-type: none"> <li>- Find the test segment in flash</li> <li>- Read the data into SDRAM</li> <li>- Modify the data</li> <li>- Write this data from SDRAM to FLASH and verify it by reading back again</li> </ul>	
Execution Time	Less than 1 seconds.	
User Input	None	
Error	Number	Description
	50100	The FLASH write-read test succeeded
	50101	The test segment could not be found
	50102	All bits is the TEST region are filled with 0
	50103	The WriteRead test failed
	50104	The Write Failed
Example	DS: > 501 050100: Test OK @	

Nucleus Name	<b>DS_FLASH_Read</b>	
Nucleus Number	502	
Description	Read from a specific memory address in FLASH	
Technical	<ul style="list-style-type: none"> <li>- Decode the user input and check the ranges and whether the address is aligned on 4 bytes</li> <li>- Read the data and return this to the user</li> </ul>	
Execution Time	Less than 1 seconds.	
User Input	The location from which data must be read ( FLASH starts at address 0xB8000000 )	
Error	Number	Description
	50200	Reading the FLASH succeeded
	50201	Reading the FLASH failed; Wrong user input
	50202	Address is not dividable by 4

Example	DS:> 502 0xb8000000 050200: Value read = 0x3C08A000 Test OK @
---------	---

Nucleus Name	<b>DS_FLASH_ChecksumProgram</b>	
Nucleus Number	503	
Description	Check the checksum of the application partitions by recalculating and comparing partition checksums	
Technical	<ul style="list-style-type: none"> <li>- Determine the number of segments</li> <li>- Find the application in each segment and determine its checksum</li> <li>- Check whether the checksums stored match the newly calculated</li> </ul>	
Execution Time	6 seconds	
User Input	None	
Error	Number	Description
	50300	The checksum is valid, the test succeeded
	50301	The checksum is invalid
Example	DS:> 503 050300: BootCode checksum is: 0xBABE5B6F, which is correct Diagnostics checksum is : 0xBABEBAFF, which is correct Download checksum is: 0xBABEEDBF, which is correct Application checksum is : 0xBABE8EEC, which is correct Test OK @	

Nucleus Name	<b>DS_FLASH_CalculateChecksum</b>	
Nucleus Number	504	
Description	Calculate the checksum over all memory addresses. Used to check entire FLASH contents	
Technical	- Run the checksum calculation algorithm all addresses	
Execution Time	6 seconds	
User Input	None	
Error	Number	Description
	50400	Calculating the checksum over all addresses succeeded
Example	DS:> 504 050400: The Checksum = 0xBABE30A4 Test OK @	

Nucleus Name	<b>DS_FLASH_CalculateChecksumFast</b>	
Nucleus Number	505	
Description	Calculate a checksum over a selected number of address locations	
Technical	- Run the checksum calculation algorithm on a selected number of addresses	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	50500	Calculating the checksum over selected addresses succeeded
Example	DS:> 505 050500: The Checksum = 0xBABEB064 Test OK @	

#### Video Input Processor (VIP)

Nucleus Name	<b>DS_VIP_DevTypeGet</b>	
Nucleus Number	600	
Description	Get the device (revision) type information of the VIP IC	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Read out the device (revision) type information of the VIP IC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	60000	Getting the information from the VIP succeeded
	60001	The IIC bus initialisation failed
	60002	There was an error getting the information from the VIP
	60003	Type not according to type stored in HW diversity string
Example	DS:> 600 060000: Found SAA711B Test OK @	

Nucleus Name	<b>DS_VIP_Communication</b>	
Nucleus Number	601	
Description	Check the communication between the IIC controller of the chrysalis and the VIP IC	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Read data from a location in the VIP</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	60100	Communicating with the VIP succeeded
	60101	The IIC bus was not accessible
	60102	There was a timeout reading the device
	60103	The IIC acknowledge was not received
	60104	The communication with the device failed
	60105	The IIC bus initialisation failed
Example	DS: > 601 060100: Test OK @	

Nucleus Name	<b>DS_VIP_ClockOutputOn</b>	
Nucleus Number	602	
Description	Switch the clock output on	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Set the clock output through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	60200	Switching the clock output on succeeded
	60201	Switching the clock output on failed
Example	DS: > 602 060200: Test OK @	

Nucleus Name	<b>DS_VIP_ClockOutputOff</b>	
Nucleus Number	603	
Description	Switch the clock output off	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Reset the clock output through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	60300	Switching the clock output off succeeded
	60301	Switching the clock output off failed
Example	DS: > 603 060300: Test OK @	

Nucleus Name	<b>DS_VIP_SelectInput</b>	
Nucleus Number	604	
Description	Select an input video path to be switched to the analogue output pin (AOUT) of the VIP	
Technical	<ul style="list-style-type: none"> <li>- Check the user input</li> <li>- Initialise IIC</li> <li>- Read out the VIP id</li> <li>- Write the set of registers required for the input specified</li> </ul>	
Execution Time	Less than 1 second	

User Input	The input to select, see table below. 1 CVBS_Y_IN_A 2 CVBS_OUT_B 3 CVBS_Y_IN_B 4 CVBS_Y_IN_C 6 C_IN 8 G_IN 9 Y_IN 13 B_IN 14 U_IN 18 R_IN 19 V_IN	
Error	Number	Description
	60400	Selecting the input of the VIP succeeded
	60401	The user provided wrong input
	60402	The VIP was not accessible
Example	DS:> 604 1 060400: Test OK @	

*Digital Video Input Output (DVIO)*

Nucleus Name	<b>DS_DVIO_LinkDevTypeGet</b>	
Nucleus Number	700	
Description	Get the device (revision) type information of the 1394 Link layer IC	
Technical	- Initialise the PIO pins on the chrysalis - Read out the ID register	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	70000	Getting the information from the link layer IC succeeded
	70001	Getting the information from the link layer IC failed
	70002	Type not according to type stored in HW diversity string
Example	DS:> 700 070000: Device type of the link layer IC: ffc00301 Test OK @	

Nucleus Name	<b>DS_DVIO_LinkCommunication</b>	
Nucleus Number	702	
Description	Check the accessibility of the 1394 Link layer IC by writing to and reading from a specific address	
Technical	- Initialise the PIO pins of the chrysalis - Write a pattern to the CYCTM register of the link chip - Read back and verify the pattern	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	70200	Communicating with the link layer IC succeeded
	70201	Communicating with the link layer IC failed
	70202	Result of nucleus not according to HW diversity string
Example	DS:> 702 070200: Test OK @	

Nucleus Name	<b>DS_DVIO_PhyCommunication</b>	
Nucleus Number	703	
Description	Check the accessibility of the 1394 Physical layer IC by writing to and reading from a specific address	
Technical	- Initialise the PIO pins of the chrysalis - Initialise IIC - Write the data to be written to the phy-chip to the link chip first - Wait until the link chip indicates that the data has been written to the phy - Write the phy-access register in the Link chip to indicate phy read access - Wait until the link chip has obtained the value from the phy-chip - Test whether the value read back equals the one previously written	
Execution Time	Less than 1 second	
User Input	None	

Error	Number	Description
	70300	Communicating with the physical layer IC succeeded
	70301	The physical layer IC was not accessible
	70302	Communicating with the physical layer IC failed
	70303	Result of nucleus not according to HW diversity string
Example	DS: > 703 070300: Test OK @	

Nucleus Name	<b>DS_DVIO_Routing</b>	
Nucleus Number	704	
Description	Route a DV stream containing an audio and video signal through the physical and link layer ICs to the Chrysalis	
Technical	<ul style="list-style-type: none"> <li>- Initialise the DMA to transfer 5 frames PAL/NTSC</li> <li>- Initialise the DV demultiplexer</li> <li>- Initialise the 1394 interface and start reception of the DV stream</li> <li>- Check whether the stream was copied to memory properly by the byte input interface (port to memory type DMA)</li> </ul>	
Execution Time	6-10 seconds (6 when OK, 10 when no stream or error)	
User Input	None, test works for both NTSC and PAL	
Error	Number	Description
	70400	Routing the signals succeeded
	70401	The 1394 link chip could not be initialised properly
	70402	There was a syntax error in the DV stream
	70403	DMA could not copy DV stream to memory. Stream connected?
	70404	DMA not working properly
Example	DS: > 704 070400: Test OK @	

Nucleus Name	<b>DS_DVIO_DetectNode</b>	
Nucleus Number	705	
Description	Check whether a DV node can be detected by the hardware	
Technical	<ul style="list-style-type: none"> <li>- Initialise the 1394 interface</li> <li>- Detect whether a node is in range</li> </ul>	
Execution Time	3 or 5 seconds (3 when OK, 5 when no stream or error)	
User Input	None, test works for both NTSC and PAL	
Error	Number	Description
	70500	The node was detected OK
	70501	The 1394 link chip could not be initialised properly
	70502	Unable to write to 1394 PHY chip
	70503	Unable to read from 1394 PHY chip
	70504	No node was detected
Example	DS: > 705 070500: Test OK @	

Nucleus Name	<b>DS_DVIO_DetectStream</b>	
Nucleus Number	706	
Description	Check whether a DV stream can be detected by the hardware	
Technical	<ul style="list-style-type: none"> <li>- Initialise the 1394 interface</li> <li>- Start receiving the stream</li> <li>- Detect whether the stream is OK</li> </ul>	
Execution Time	3 or 5 seconds (3 when OK, 5 when no stream or error)	
User Input	None, test works for both NTSC and PAL	
Error	Number	Description
	70600	The stream was detected
	70601	The 1394 link chip could not be initialised properly
	70602	No stream detected
Example	DS: > 706 070600: Test OK @	



*Progressive Scan (PSCAN)*

Nucleus Name	<b>DS_PSCAN_CommunicationDenc</b>	
Nucleus Number	801	
Description	Check the communication between the IIC controller of the chrysalis and the progressive scan DENC-IC	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Write data to a register of the DENC through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	80100	Communicating with the progressive scan DENC-IC succeeded
	80101	The IIC bus was not accessible
	80102	There was a timeout reading the device
	80103	The IIC acknowledge was not received
	80104	Communicating with the progressive scan DENC-IC failed
	80105	The initialisation of the IIC bus failed
	80106	The read data is not the same as the written data
	80107	No chip was expected
Example	DS:> 801 080100: Test OK @	

Nucleus Name	<b>DS_PSCAN_TestImageOn</b>	
Nucleus Number	802	
Description	Generate the test images that are present on the progressive scan IC.	
Technical	<ul style="list-style-type: none"> <li>- See whether the user wanted a HATCH or a FRAME image pattern</li> <li>- Initialise the PIO pins of the chrysalis</li> <li>- Initialise IIC</li> <li>- Reset the DENC</li> <li>- Enable the 27Mhz clock</li> <li>- Send all settings for the pattern to the DENC through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	<p>In case of ADV7196: When no input is given "HATCH" is the default. - "HATCH" - "FRAME"</p> <p>Remark: "HATCH" is a crosshatch test pattern (horizontal and vertical white lines are displayed against a black background) "FRAME" is a uniform coloured frame/field test pattern (default white). In case of FLI2300: Nothing.</p>	
Error	Number	Description
	80200	The generation of the test image succeeded
	80201	Unable to initialise pscan ic
	80202	Unable to reset DENC
	80203	Unable to generate image
	80204	No chip was expected
Example	DS:> 802 HATCH 080200: Test OK @	

Nucleus Name	<b>DS_PSCAN_TestImageOff</b>	
Nucleus Number	803	
Description	Switch off the generated test image	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Send the default DENC settings to the DENC through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	80300	Turning off the test image succeeded
	80301	Unable to initialise pscan ic
	80302	IIC Error during writing pscan ic
	80303	No chip was expected

Example	DS: > 803 080300: Test OK @
---------	-----------------------------------

Nucleus Name	<b>DS_PSCAN_TestImageColourSettingsSet</b>	
Nucleus Number	804	
Description	Set the colour of the hatch- or the frame- field to a different value than the default white	
Technical	<ul style="list-style-type: none"> <li>- Determine which colour must be set.</li> <li>- Initialise IIC.</li> <li>- Enable 27 Mhz PSCAN Clock.</li> <li>- Send all settings to the DENC through IIC.</li> </ul>	
Execution Time	Less than 1 second.	
User Input	A colour string of one of the next non-case sensitive strings ( WHITE, BLACK, RED, GREEN, BLUE, YELLOW, CYAN, MAGENTA ) or Y Cr Cb (hexa-) decimal values.	
Error	Number	Description
	80400	Setting the new colour-settings succeeded
	80401	The user provided wrong input
	80402	Unable to initialise pscan ic
	80403	Unable to set colour
	80404	No chip was expected
Example	DS: > 804 yellow 080400: Test OK @ DS: > 804 0x6a 0xde 0xca 080400: Test OK @	

Nucleus Name	<b>DS_PSCAN_TestImageColourSettingsGet</b>	
Nucleus Number	805	
Description	Get the colour settings of the hatch- or the frame- field.	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC.</li> <li>- Read the colour settings from the DENC through IIC.</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	80500	Getting the colour-settings succeeded
	80501	The progressive scan DENC-IC was not accessible through IIC
	80502	Unable to get colour
	80503	No chip was expected
Example	DS: > 805 080500: Colour Y Cr Cb values: 0xD2 0x92 0x10 Test OK @	

Nucleus Name	<b>DS_PSCAN_Routing</b>	
Nucleus Number	806	
Description	Route a video signal from the host processor through the progressive scan ICs to the progressive scan output of the set. Note: to route the progressive scan to the output of the set, first call nucleus 1112 with parameter 0 (video routing on analogue board).	
Technical	<ul style="list-style-type: none"> <li>- Initialise the PIO pins of the chrysalis</li> <li>- Initialise IIC</li> <li>- Reset the DENC</li> <li>- Enable the 27Mhz clock</li> <li>- Send all settings to the DENC through IIC.</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	80600	Routing path is created successfully.
	80601	Unable to initialise the Chrysalis.
	80602	Unable to access DENC
	80603	Unable to access deinterlacer.
	80604	Wrong chips were expected.
Example	DS: > 806 080600: Test OK @	

Nucleus Name	<b>DS_PSCAN_DevTypeGetDeinterlacer</b>	
Nucleus Number	807	
Description	Get the device (revision) type information of the progressive scan deinterlacer.	
Technical	<ul style="list-style-type: none"> <li>- Initialise the deinterlacer.</li> <li>- Read the version register of the deinterlacer.</li> </ul>	
Execution Time	1 second	
User Input	None	
Error	Number	Description
	80700	Everything went well.
	80701	The communication with the device failed
	80702	No chip was expected
Example	<pre>DS:&gt; 807 080700: Chip name : 2300 Chip version : 1 Test OK @</pre>	

Nucleus Name	<b>DS_PSCAN_CommunicationDeinterlacer</b>	
Nucleus Number	808	
Description	Check the communication between the IIC controller of the chrysalis and the progressive scan Deinterlacer-IC	
Technical	<ul style="list-style-type: none"> <li>- Initialise IIC</li> <li>- Set the video source synchronisation source to the Chrysalis</li> <li>- Write data to the DENC through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	80800	Communicating with the progressive scan Deinterlacer-IC succeeded
	80801	The IIC bus was not accessible
	80802	There was a timeout reading the device
	80803	The communication with the device failed (no ACK)
	80804	Communicating with the progressive scan Deinterlacer-IC failed
	80805	The initialisation of the IIC bus failed
	80806	The data read back is not the same as the data written
	80807	No chip was expected
Example	<pre>DS:&gt; 808 080800: Test OK @</pre>	

#### Basic Engine (BE)

Nucleus Name	<b>DS_BE_CommunicationEcho</b>	
Nucleus Number	900	
Description	Check the communication between the digital board and the basic engine by issuing an echo command over the S2B interface	
Technical	<ul style="list-style-type: none"> <li>- Send the ECHO command</li> <li>- Check if the BE returned the string 0x00 0xAA 0x55</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	90000	Communicating with the BE over the S2B interface succeeded
	90001	There was a time-out while communicating
	90002	The Basic Engine returned an unexpected result
	90003	The Basic Engine returned an error code
	90004	No acknowledge received from BE
	90005	Communicating with the Basic Engine failed
	90006	Echo check failed, no echo received
	90007	Echo check failed, received wrong pattern
Example	<pre>DS:&gt; 900 090000: Test OK @</pre>	

Nucleus Name	<b>DS_BE_Reset</b>	
Nucleus Number	901	
Description	Reset the basic engine	
Technical	- Toggle the reset pin of the I2S interface	
Execution Time	2 seconds	
User Input	None	
Error	Number	Description
	90100	Resetting the Basic Engine succeeded
	90101	Resetting the Basic Engine failed
Example	DS: > 901 090100: Test OK @	

Nucleus Name	<b>DS_BE_VersionGet</b>	
Nucleus Number	903	
Description	Get the version of the basic engine and that of the optical unit	
Technical	- Send the GET_VERSION_NUMBER command - Display the returned version	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	90300	BE version OK
	90301	There was a time-out while communicating
	90302	The Basic Engine returned an unexpected result
	90303	The BE returned an error code
	90304	No acknowledge received from BE
	90305	Communicating with the Basic Engine failed
	90306	The BE returned no info
Example	DS: > 903 090300: BE version = 20.09.18 Optical unit version = 3C.00.09.41.08 Test OK @	

Nucleus Name	<b>DS_BE_GetSelftestResult</b>	
Nucleus Number	902	
Description	Return the self-test results through the service port	
Technical	- Send the GET_SELF_TEST_RESULT command - On error display the error received from the BE	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	90200	Self test succeeded, no errors
	90201	There was a time-out while communicating
	90202	The Basic Engine returned an unexpected result
	90203	The BE returned an error code
	90204	No acknowledge received from BE
	90205	Communicating with the Basic Engine failed
	90206	Basic Engine returned no info
	90207	Self test failed, errors are echoed
Example	DS: > 902 090200: Test OK @	

Nucleus Name	<b>DS_BE_TrayOut</b>	
Nucleus Number	904	
Description	Open the tray of the basic engine	
Technical	- Send the TRAY_OUT command	
Execution Time	Approximately 2 seconds	
User Input	None	
Error	Number	Description
	90400	The command executed successfully
	90401	There was a time-out while communicating
	90402	The Basic Engine returned an unexpected result
	90403	The BE returned an error code

	90404	No acknowledge received from BE
	90405	Unable to enter normal mode
	90406	Communicating with the Basic Engine failed
Example	DS:> 904 090400: Test OK @	

Nucleus Name	<b>DS_BE_TrayIn</b>	
Nucleus Number	905	
Description	Close the tray of the basic engine	
Technical	- Send the TRAY_IN command	
Execution Time	Approximately 1 - 2 seconds	
User Input	None	
Error	Number	Description
	90500	The command executed successfully
	90501	There was a time-out while communicating
	90502	The Basic Engine returned an unexpected result
	90503	The BE returned an error code
	90504	No acknowledge received from BE
	90505	Unable to enter normal mode
	90505	Communicating with the Basic Engine failed
Example	DS:> 905 090500: Test OK @	

Nucleus Name	<b>DS_BE_WriteReadDvdRw</b>	
Nucleus Number	906	
Description	Write data to and read data from a DVD+RW disc through the basic engine for verification of the writing	
Technical	<ul style="list-style-type: none"> <li>- Execute DS_BE_GetSelftestResults</li> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Generate a random disc location</li> <li>- Generate test data to write to the DVD+RW</li> <li>- Transfer the test data to the disc location using DMA</li> <li>- Read back the data from disc using DMA</li> <li>- Compare the two data areas and check whether the areas are equal</li> </ul>	
Execution Time	Approximately 20 seconds	
User Input	None	
Error	Number	Description
	90600	The command executed successfully
	90601	This nucleus cannot be executed because the Self-Test failed
	90602	The BE cannot enter normal operating mode
	90603	Unable to send the tray in
	90604	Unable to read TOC from disc
	90605	Invalid disc is loaded, please insert a DVD+RW disc
	90606	Writing the test pattern to DVD+RW failed
	90607	Reading back the test pattern from DVD+RW failed
	90608	Compare check failed
	90609	Calibrating DVD+RW failed
Example	DS:> 906 090600: Testing on sector 0x5dbe0: OK Test OK @	

Nucleus Name	<b>DS_BE_WriteReadDvdR</b>	
Nucleus Number	907	
Description	Write data to and read data from a DVD+R disc through the basic engine for verification of the writing	

Technical	<ul style="list-style-type: none"> <li>- Execute DS_BE_GetSelftestResults</li> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Use the OPC area to test if the DVD+R is (still) writable</li> <li>- Generate test data to write to the DVD+R</li> <li>- Transfer the test data to the disc location using DMA</li> <li>- Read back the data from disc using DMA</li> <li>- Compare the two data areas and check whether the areas are equal</li> </ul>	
Execution Time	Approximately 20 seconds	
User Input	None	
Error	Number	Description
	90700	The command executed successfully
	90701	This nucleus cannot be executed because the Self-Test failed
	90702	The BE cannot enter normal operating mode
	90703	Unable to send the tray in
	90704	Unable to read TOC from disc
	90705	Invalid disc is loaded, please insert a DVD+RW disc
	90706	Unable to write, the DVD+R disc is full
	90707	No writable DVD+R sector found
	90708	Writing the test pattern to DVD failed
	90709	Reading back the test pattern from DVD failed
	90710	Compare check failed
Example	<pre>DS: &gt; 907 090700: Testing on sector 0x36210: OK Test OK @</pre>	

Nucleus Name	<b>DS_BE_StatisticalInformationGet</b>	
Nucleus Number	908	
Description	Retrieve the statistical information from the basic engine	
Technical	<ul style="list-style-type: none"> <li>- Send the GET_STATISTICAL_INFO command</li> <li>- Display the info returned from the BE</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	90800	The command executed successfully
	90801	There was a time-out while communicating
	90802	The Basic Engine returned an unexpected result
	90803	The BE returned an error code
	90804	No acknowledge received from BE
	90805	Communicating with the Basic Engine failed
	90806	The BE returned no info
Example	<pre>DS: &gt; 908 Number of times Tray went Open/Closed : 4 Total minutes the CD laser was on      : 0 Total minutes the DVD laser was on     : 0 Total minutes the write laser was on   : 0 090800: Test OK @</pre>	

Nucleus Name	<b>DS_BE_StatisticalInformationReSet</b>	
Nucleus Number	909	
Description	Reset the statistical information in the basic engine	
Technical	<ul style="list-style-type: none"> <li>- Send the RESET_STATISTICAL_INFO command</li> <li>- Send the POWER_DOWN command</li> <li>- Toggle the reset pin of the I2S interface</li> </ul>	
Execution Time	2 seconds	
User Input	None	
Error	Number	Description
	90900	The command executed successfully
	90901	There was a time-out while communicating
	90902	The Basic Engine returned an unexpected result
	90903	The BE returned an error code
	90904	No acknowledge received from BE
	90905	Communicating with the Basic Engine failed

Example	DS:> 909 090900: Test OK @
---------	----------------------------------

Nucleus Name	<b>DS_BE_ErrorLogGet</b>	
Nucleus Number	910	
Description	Get the error log from the basic engine	
Technical	<ul style="list-style-type: none"> <li>- Send the GET_ERROR command</li> <li>- Display the returned info</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	91000	The command executed successfully
	91001	There was a time-out while communicating
	91002	The Basic Engine returned an unexpected result
	91003	The BE returned an error code
	91004	No acknowledge received from BE
	91005	Communicating with the Basic Engine failed
	91006	The BE returned no info
Example	DS:> 910 Momentary errors (Byte 1 - Byte 7) : 0x00 0x00 0x00 0x00 0x00 0x00 0x00 Cumulative errors (Byte 1 - Byte 7) : 0x00 0x00 0x00 0x20 0x00 0x00 0x00 Fatal errors (Oldest - Youngest) : 0x00 0x00 0x00 0x00 0x00 091000: Test OK @	

Nucleus Name	<b>DS_BE_ErrorLogReset</b>	
Nucleus Number	911	
Description	Reset the error log in the basic engine	
Technical	<ul style="list-style-type: none"> <li>- Send the RESET_STATISTICAL_INFO command</li> <li>- Send the POWER_DOWN command</li> <li>- Toggle the reset pin of the I2S interface</li> </ul>	
Execution Time	2 seconds	
User Input	None	
Error	Number	Description
	91100	The command executed successfully
	91101	There was a time-out while communicating
	91102	The Basic Engine returned an unexpected result
	91103	The BE returned an error code
	91104	No acknowledge received from BE
	91105	Communicating with the Basic Engine failed
Example	DS:> 911 091100: Test OK @	

Nucleus Name	<b>DS_BE_JitterOptimise</b>	
Nucleus Number	912	
Description	Perform jitter optimisation: A formatted DVD must be loaded into the engine before executing this nucleus	
Technical	<ul style="list-style-type: none"> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Send the JITTER_COMMAND command with parameter 0x00 0x00</li> <li>- Send the JITTER_COMMAND command with parameter 0x00 0x01</li> <li>- Send the JITTER_COMMAND command with parameter 0x00 0x02 until offset 0x80 is received</li> </ul>	
Execution Time	Approximately 20 seconds	
User Input	none	
Error	Number	Description
	91200	Optimising jitter succeeded
	91201	There was a time-out while communicating
	91202	The Basic Engine returned an unexpected result
	91203	The Basic Engine returned an error code
	91204	No acknowledge received from BE
	91205	Unable to send tray in
	91206	Unable to read the disc

	91207	No disc is loaded
	91208	Unknown disc is loaded
	91209	Unable to enter service mode
Example	DS: > 912 Test OK @	

Nucleus Name	<b>DS_BE_FocusOn</b>	
Nucleus Number	913	
Description	Put the laser of the BE into focus	
Technical	- Send the FOCUS command with parameter 0x01	
Execution Time	3 seconds	
User Input	None	
Error	Number	Description
	91300	Focus on succeeded
	91301	There was a time-out while communicating
	91302	The Basic Engine returned an unexpected result
	91303	The BE returned an error code
	91304	No acknowledge received from BE
	91305	Communicating with the Basic Engine failed
	91306	Unable to enter service mode
Example	DS: > 913 091300: Test OK @	

Nucleus Name	<b>DS_BE_FocusOff</b>	
Nucleus Number	914	
Description	Turn off putting the laser of the BE into focus	
Technical	- Send the FOCUS command with parameter 0x00	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	91400	Focus off succeeded
	91401	There was a time-out while communicating
	91402	The Basic Engine returned an unexpected result
	91403	The BE returned an error code
	91404	No acknowledge received from BE
	91405	Communicating with the Basic Engine failed
	91406	Unable to enter service mode
Example	DS: > 914 091400: Test OK @	

Nucleus Name	<b>DS_BE_MotorOn</b>	
Nucleus Number	915	
Description	Turn on the turntable motor	
Technical	- Send the TURN_TABLE_MOTOR_ON command	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	91500	Turn table motor is on
	91501	There was a time-out while communicating
	91502	The Basic Engine returned an unexpected result
	91503	The BE returned an error code
	91504	No acknowledge received from BE
	91505	Communicating with the Basic Engine failed
	91506	Unable to enter service mode
Example	DS: > 915 091500: Test OK @	

Nucleus Name	<b>DS_BE_MotorOff</b>	
Nucleus Number	916	
Description	Turn off the turntable motor	



Technical	- Send the TURN_TABLE_MOTOR_OFF command	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	91600	Turn table motor is off
	91601	There was a time-out while communicating
	91602	The Basic Engine returned an unexpected result
	91603	The BE returned an error code
	91604	No acknowledge received from BE
	91605	Communicating with the Basic Engine failed
	91606	Unable to enter service mode
Example	DS:> 916 091600: Test OK @	

Nucleus Name	<b>DS_BE_RadialOn</b>	
Nucleus Number	917	
Description	Close the radial loop	
Technical	<ul style="list-style-type: none"> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Send the RADIAL_COMMAND command with parameter 0x00 0x01</li> </ul>	
Execution Time	Approximately 10 to 15 seconds	
User Input	A formatted DVD must be loaded into the engine before executing this nucleus	
Error	Number	Description
	91700	Radial loop is close
	91701	There was a time-out while communicating
	91702	The Basic Engine returned an unexpected result
	91703	The Basic Engine returned an error code
	91704	No acknowledge received from BE
	91705	Unable to send tray in
	91706	Unable to read the disc
	91707	No disc is loaded
	91708	Unknown disc is loaded
	91709	Unable to enter service mode
Example	DS:> 917 091700: Test OK @	

Nucleus Name	<b>DS_BE_RadialOff</b>	
Nucleus Number	918	
Description	Open the radial loop	
Technical	- Send the RADIAL_COMMAND command with parameter 0x00 0x00	
Execution Time	1 second if radial loop is open otherwise 3 seconds	
User Input	None	
Error	Number	Description
	91800	Radial loop is open
	91801	There was a time-out while communicating
	91802	The Basic Engine returned an unexpected result
	91803	The BE returned an error code
	91804	No acknowledge received from BE
	91805	Communicating with the Basic Engine failed
	91806	Unable to enter service mode
Example	DS:> 918 091800: Test OK @	

Nucleus Name	<b>DS_BE_RadialCalibration</b>	
Nucleus Number	919	
Description	Calibrate the radial loop	
Technical	<ul style="list-style-type: none"> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Send the RADIAL_COMMAND command with parameter 0x03 0x05</li> <li>- Send the RADIAL_COMMAND command with parameter 0x03 0x06</li> <li>- Send the RADIAL_COMMAND command with parameter 0x03 0x09</li> </ul>	

Execution Time	Approximately 15 seconds	
User Input	A formatted DVD must be loaded into the engine before executing this nucleus	
Error	Number	Description
	91900	The command executed successfully
	91901	There was a time-out while communicating
	91902	The Basic Engine returned an unexpected result
	91903	The Basic Engine returned an error code
	91904	No acknowledge received from BE
	91905	Unable to send tray in
	91906	Unable to read the disc
	91907	No disc is loaded
	91908	Unknown disc is loaded
	91909	Unable to enter service mode
Example	DS: > 919 091900: Test OK @	

Nucleus Name	<b>DS_BE_Tilt</b>	
Nucleus Number	920	
Description	Test the tilt mechanism control loop, or allow its proper functioning to be measured. Before executing this nucleus a disc must be loaded into the recorder	
Technical	<ul style="list-style-type: none"> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Send the TILT_COMMAND command with parameter 0x00 0x00</li> <li>- Send the TILT_COMMAND command with parameter 0x00 0x01</li> <li>- Send the TILT_COMMAND command with parameter 0x00 0x02</li> </ul>	
Execution Time	Approximately 15 seconds	
User Input	None	
Error	Number	Description
	92000	The command executed successfully
	92001	There was a time-out while communicating
	92002	The Basic Engine returned an unexpected result
	92003	The Basic Engine returned an error code
	92004	No acknowledge received from BE
	92005	Unable to send tray in
	92006	Unable to read the disc
	92007	No disc is loaded
	92008	Unknown disc is loaded
	92009	Unable to enter service mode
Example	DS: > 920 092000: Tilt sensor bathtub: (71,-12,145)(68,-12,135)(62,-10,120)(56,-92,97)(50,-75,86) (44,-59,80)(41,-52,80)(35,-37,86)(29,-22,86) (23,-7,92)(17,8,111)(11,23,135)(8,31,138)(5,39,158) Test OK @	

Nucleus Name	<b>DS_BE_CheckDisc</b>	
Nucleus Number	921	
Description	Check whether there is a disc inside the BE	
Technical	<ul style="list-style-type: none"> <li>- Send the TRAY_IN command</li> <li>- Send the READ_TOC command</li> <li>- Display the Disc type info</li> </ul>	
Execution Time	Approximately 15 seconds	
User Input	None	
Error	Number	Description
	92100	There was a disc inside the set
	92101	A disc is loaded, disc type info if echoed
	92102	Unable to load the tray
	92103	Error received from BE
Example	DS: > 921 092100: A DVD+Rewritable is loaded (disc is empty or partially recorded) Test OK @ DS: > 921 092100: No Disc is loaded Test OK @	

Nucleus Name	<b>DS_BE_SledgeMotor</b>	
Nucleus Number	922	
Description	Send the sledge to its home position, then to the middle of the disc, and then to the end.	
Technical	<ul style="list-style-type: none"> <li>- Send the PCS_COMMAND command with parameter 0x03 0x00</li> <li>- Send the PCS_COMMAND command with parameter 0x02 0x00</li> <li>- Send the PCS_COMMAND command with parameter 0x00 0x01</li> <li>- Send the PCS_JUMP_SLEGE_STEPS command for 3 times</li> <li>- Send the PCS_COMMAND command with parameter 0x00 0x00</li> </ul>	
Execution Time	4 seconds	
User Input	None	
Error	Number	Description
	92200	The command executed successfully
	92201	There was a time-out while communicating
	92202	The Basic Engine returned an unexpected result
	92203	The BE returned an error code
	92204	No acknowledge received from BE
	92205	Communicating with the Basic Engine failed
	92206	Unable to enter service mode
Example	<pre>DS:&gt; 922 092200: Test OK @</pre>	

#### Display and Control Board (DCB)

Nucleus Name	<b>DS_DCB_CommunicationEcho</b>	
Nucleus Number	1000	
Description	Check the communication between the digital board and the DCB by issuing an echo command	
Technical	- Send an echo command to the DCB via the analogue board and wait for the result	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	100000	Communicating with the DCB succeeded
	100001	The DCB could not be accessed by the analogue board.
	100002	There was no response from the analogue board.
	100003	The returned errorcode from the analogue board is unknown
	100004	Something went wrong with the error code.
Example	<pre>DS:&gt; 1000 100000: Test OK @</pre>	

Nucleus Name	<b>DS_DCB_VersionGet</b>	
Nucleus Number	1001	
Description	Get the version of the DCB	
Technical	- Issue the DCB version get command to the analogue board and wait for the result	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	100100	Retrieving the version of the DCB succeeded
	100101	The DCB could not be accessed by the analogue board.
	100102	There was no response from the analogue board.
	100103	The returned errorcode from the analogue board is unknown
	100104	Something went wrong with the error code.
Example	<pre>DS:&gt; 1001 100100: DCB version: 13 Test OK @</pre>	

Nucleus Name	<b>DS_DCB_LightDisplay</b>	
Nucleus Number	1002	
Description	Light the entire display of the DCB, and clear the display after confirmation. User confirmation is necessary.	

Technical	<ul style="list-style-type: none"> <li>- First issue a command to clear the display and wait for the result</li> <li>- Then issue the command to light the entire display and wait for confirmation by the user</li> </ul>	
Execution Time	Until user confirmation.	
User Input	None	
Error	Number	Description
	100200	Lighting the entire display succeeded
	100201	The DCB could not be accessed by the analogue board.
	100202	There was no response from the analogue board.
	100203	The returned errorcode from the analogue board is unknown
	100204	The DCB could not be accessed by the analogue board.
	100205	There was no response from the analogue board.
	100206	The DCB did not light all labels.
	100207	The user skipped the rest of the DCB_Light_Display test.
	100208	The user returned an unknown confirmation;
	100209	The returned errorcode from the analogue board is unknown
Example	DS:> 1002 100200: Test OK @	

Nucleus Name	<b>DS_DCB_Keyboard</b>	
Nucleus Number	1004	
Description	Check all keys of the keyboard by confirming the key-code displayed of each key.	
Technical	<ul style="list-style-type: none"> <li>- Initialise the display</li> <li>- Display the key pressed by the user on the display</li> <li>- Monitor the service port for an abort and get the next key pressed</li> <li>- Update the display and repeat previous steps until user stops / confirms</li> </ul>	
Execution Time	Until user confirmation.	
User Input	None	
Error	Number	Description
	100400	All the keys on the keyboard have been pressed
	100401	DCB Keyboard; test failed
	100402	DCB Keyboard; test aborted
	100403	Not all the keys were pressed.
	100404	The DCB could not be accessed by the analogue board.
Example	DS:> 1004 100400: Test OK @	

Nucleus Name	<b>DS_DCB_RemoteControl</b>	
Nucleus Number	1005	
Description	Check the interface between the remote control and the DCB by checking the key-code displayed	
Technical	<ul style="list-style-type: none"> <li>- Initialise the display</li> <li>- Display the key pressed by the user on the display</li> <li>- Monitor the service port for an abort and get the next key pressed</li> <li>- Update the display and repeat previous steps until user stops / confirms</li> </ul>	
Execution Time	Until user confirmation.	
User Input	None	
Error	Number	Description
	100500	Remote Control test succeeded
	100501	DCB Remote control; test failed
	100502	DCB Remote control; test aborted
	100503	The DCB could not be accessed by the analogue board.
	100504	DCB Remote control; no user input received
Example	DS:> 1005 100500: Test OK @	

Nucleus Name	<b>DS_DCB_Led</b>	
Nucleus Number	1006	

Description	Switch the record LED on, and after confirmation off. The user confirms by pressing the REC key, STOP key, or the PLAY key on the local keyboard. The PLAY key confirms that the LED is on and the REC key	
Technical	- Issue the command to light the record LED via the analogue board and wait for confirmation by the user	
Execution Time	Until user confirmation.	
User Input	None	
Error	Number	Description
	100600	Switching Led on succeeded
	100601	The DCB could not be accessed by the analogue board.
	100602	There was no response from the analogue board.
	100603	The DCB did not light the record LED.
	100604	The user skipped the rest of the DCB_Led test.
	100605	The user returned an unknown confirmation.
	100606	The returned errorcode from the analogue board is unknown
Example	DS:> 1006 100600: Test OK @	

*Analogue Board (ANAB)*

Nucleus Name	<b>DS_ANAB_CommunicationEcho</b>	
Nucleus Number	1100	
Description	Check the communication between the digital board and the analogue board by issuing some echo string.	
Technical	Send command P_DS_ANACOM_ECHO with the parameter string "Hello Analogue board" to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110000	Communicating with the analogue board succeeded
	110001	The test returned the wrong string
	110002	Communicating with the analogue board failed
	110103	The analogue board returned an unexpected result
Example	DS:> 1100 110000: Hello Analogue Board Test OK @	

Nucleus Name	<b>DS_ANAB_CommunicationIcNvram</b>	
Nucleus Number	1101	
Description	Check the communication between the digital board and the NVRAM on the analogue board.	
Technical	Send command P_DS_ANACOM_NVRAM with no parameters to the analogue board and read back the result	
Execution Time	Less than 3 seconds	
User Input	None	
Error	Number	Description
	110100	Communicating with the NVRAM on the analogue board succeeded
	110101	The analogue board could not communicate with the NVRAM
	110102	Communicating with the analogue board failed
	110103	The analogue board returned an unexpected result
Example	DS:> 1101 110100: Test OK @	

Nucleus Name	<b>DS_ANAB_CommunicationIcTuner</b>	
Nucleus Number	1102	
Description	Check the communication between the digital board and the tuner on the analogue board	
Technical	Send command P_DS_ANACOM_TUNER with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	

Error	Number	Description
	110200	Communicating with the tuner on the analogue board succeeded
	110201	The analogue board could not communicate with the tuner
	110202	There was an error communicating with the analogue board
	110203	The analogue board returned an unexpected result
Example	DS: > 1102 110200: Test OK @	

Nucleus Name	<b>DS_ANAB_CommunicationIcDataSlicer</b>	
Nucleus Number	1103	
Description	Check the communication between the digital board and the data slicer on the analogue board	
Technical	Send command P_DS_ANACOM_DATA_SLICER with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110300	Communicating with the data slicer on the analogue board succeeded
	110301	The analogue board could not communicate with the data slicer
	110302	There was an error communicating with the analogue board
	110303	The analogue board returned an unexpected result
Example	DS: > 1103 110300: Test OK @	

Nucleus Name	<b>DS_ANAB_CommunicationIcSoundProcessor</b>	
Nucleus Number	1104	
Description	Check the communication between the digital board and the sound processor on the analogue board	
Technical	Send command P_DS_ANACOM_SOUND_PROCESSOR with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110400	Communicating with the sound procesor on the analogue board succeeded
	110401	The analogue board could not communicate with the sound processor
	110402	There was an error communicating with the analogue board
	110403	The analogue board returned an unexpected result
Example	DS: > 1104 110400: Test OK @	

Nucleus Name	<b>DS_ANAB_CommunicationIcAVSelector</b>	
Nucleus Number	1105	
Description	Check the communication between the digital board and the A/V-selector on the analogue board	
Technical	Send command P_DS_ANACOM_AV_SELECTOR with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110500	Communicating with the A/V selector on the analogue board succeeded
	110501	The analogue board could not communicate with the A/V selector

	110502	There was an error communicating with the analogue board
	110503	The analogue board returned an unexpected result
Example	DS:> 1105 110500: Test OK @	

Nucleus Name	<b>DS_ANAB_HardwareVersionGet</b>	
Nucleus Number	1106	
Description	Get the hardware version of the analogue board	
Technical	Send command P_DS_ANACOM_HARDWARE_VERSION with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110600	Reading the hardware version succeeded
	110601	The segment containing the hardware version could not be found
	110602	There was an error communicating with the analogue board
	110603	The analogue board returned an unexpected result
Example	DS:> 1106 110600: Analogue hardware version : 11 Test OK @	

Nucleus Name	<b>DS_ANAB_SoftwareVersionBootGet</b>	
Nucleus Number	1107	
Description	Get the software version of the boot software of the analogue board	
Technical	Send command P_DS_ANACOM_SOFTWARE_VERSION with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110700	Reading the boot-software version succeeded
	110701	The segment containing the boot-software version could not be found
	110702	There was an error communicating with the analogue board
	110703	The analogue board returned an unexpected result
Example	DS:> 1107 110700: Bootcode application version : 11.00.11 Test OK @	

Nucleus Name	<b>DS_ANAB_SoftwareVersionDownloadGet</b>	
Nucleus Number	1108	
Description	Get the software version of the download software of the analogue board	
Technical	Send command P_DS_ANACOM_SW_VERSION_DOWN with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110800	Reading the download-software version succeeded
	110801	The segment containing the download-software version could not be found
	110802	There was an error communicating with the analogue board
	110803	The analogue board returned an unexpected result
Example	DS:> 1108 110800: Download application version : 11.00.06 Test OK @	

Nucleus Name	<b>DS_ANAB_SoftwareVersionApplGet</b>	
Nucleus Number	1109	
Description	Get the software version of the application software of the analogue board	

Technical	Send command P_DS_ANACOM_SW_VERSION_APPL with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	110900	Reading the application-software version succeeded
	110901	The segment containing the application-software version could not be found
	110902	There was an error communicating with the analogue board
	110903	The analogue board returned an unexpected result
Example	DS: > 1109 110900: Recorder application version : 11.00.23 Test OK @	

Nucleus Name	<b>DS_ANAB_SoftwareVersionDiagnosticsGet</b>	
Nucleus Number	1110	
Description	Get the software version of the diagnostic software of the analogue board	
Technical	Send command P_DS_ANACOM_SW_VERSION_DIAG with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	111000	Reading the diagnostics-software version succeeded
	111001	The segment containing the diagnostics-software version could not be found
	111002	There was an error communicating with the analogue board
	111003	The analogue board returned an unexpected result
Example	DS: > 1110 111000: Diagnostics application version : 11.00.13 Test OK @	

Nucleus Name	<b>DS_ANAB_ChecksumProgram</b>	
Nucleus Number	1111	
Description	Check the checksum of the several partitions by recalculating and comparing partition checksums	
Technical	Send command P_DS_ANACOM_FLASH_CHECKSUM with no parameters to the analogue board and read back the result	
Execution Time	Less than 5 seconds	
User Input	None	
Error	Number	Description
	111100	Checksum calculation succeeded
	111101	The FLASH was not accessible
	111102	The checksum stored in FLASH is not correct
	111103	There was an error communicating with the analogue board
	111104	The analogue board returned an unexpected result
Example	DS: > 1111 BootCode checksum is: 0xBABE6240, which is correct Diagnostics checksum is : 0xBABEBEAD, which is correct Download checksum is: 0xBABEA6B7, which is correct Application checksum is : 0xBABEB277, which is correct 111100: Test OK @	

Nucleus Name	<b>DS_ANAB_VideoRouting</b>	
Nucleus Number	1112	
Description	Perform the routing of the video paths on the analogue board	
Technical	Send command P_DS_ANACOM_ROUTE_VIDEO with parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	The user has to input the correct parameter for the routing (see table 'video routing' below).	
Error	Number	Description



	111200	Routing the video on the analogue board succeeded
	111201	Routing the video on the analogue board failed
	111202	The user provided wrong input
	111203	There was an error communicating with the analogue board
	111204	The analogue board returned an unexpected result
Example	DS:> 1112 00 111200: Test OK @	

Nucleus Name	<b>DS_ANAB_AudioRouting</b>	
Nucleus Number	1113	
Description	Perform the routing of the audio paths on the analogue board	
Technical	Send command P_DS_ANACOM_ROUTE_AUDIO with parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	The user has to input the correct parameter for the routing (see table 'audio routing' below)	
Error	Number	Description
	111300	Routing the audio on the analogue board succeeded
	111301	Routing the audio on the analogue board failed
	111302	The user provided wrong input
	111303	There was an error communicating with the analogue board
	111304	The analogue board returned an unexpected result
Example	DS:> 1113 00 111300: Test OK @	

Nucleus Name	<b>DS_ANAB_SelectTunerChannel</b>																										
Nucleus Number	1114																										
Description	Set the tuner to receive a valid audio and video signal																										
Technical	Send command P_DS_ANACOM_TUNER_FREQ_SELECT with parameters to the analogue board and read back the result																										
Execution Time	Less than 1 second																										
User Input	<p>&lt;Frequency*16&gt; &lt;video standard id&gt;  Tuner frequency: to tune the tuner to e.g. 216 MHz, this parameter must be 3456. (Since 216*16 = 3456. This is to avoid the decimal points to the parameter list.)  Video standard id: The table below shows which video standards are possible:</p> <table border="1"> <thead> <tr> <th>Video standard id</th> <th>Europe</th> <th>NAFTA</th> </tr> </thead> <tbody> <tr> <td>16</td> <td>PAL_BG</td> <td>NTSC</td> </tr> <tr> <td>32</td> <td>PAL_I</td> <td>Invalid</td> </tr> <tr> <td>48</td> <td>PAL_DK</td> <td>Invalid</td> </tr> <tr> <td>64</td> <td>SEC_L</td> <td>Invalid</td> </tr> <tr> <td>80</td> <td>SEC_LS</td> <td>Invalid</td> </tr> <tr> <td>96</td> <td>SEC_BG</td> <td>Invalid</td> </tr> <tr> <td>112</td> <td>SEC_DK</td> <td>Invalid</td> </tr> </tbody> </table>			Video standard id	Europe	NAFTA	16	PAL_BG	NTSC	32	PAL_I	Invalid	48	PAL_DK	Invalid	64	SEC_L	Invalid	80	SEC_LS	Invalid	96	SEC_BG	Invalid	112	SEC_DK	Invalid
Video standard id	Europe	NAFTA																									
16	PAL_BG	NTSC																									
32	PAL_I	Invalid																									
48	PAL_DK	Invalid																									
64	SEC_L	Invalid																									
80	SEC_LS	Invalid																									
96	SEC_BG	Invalid																									
112	SEC_DK	Invalid																									
Error	Number	Description																									
	111400	Setting the tuner channel succeeded																									
	111401	Setting the tuner channel failed																									
	111402	The user provided wrong input																									
	111403	There was an error communicating with the analogue board																									
	111404	The analogue board returned an unexpected result																									
Example	DS:> 1114 3456 16 111400: Test OK @																										

Nucleus Name	<b>DS_ANAB_IICWriteRead</b>	
Nucleus Number	1115	
Description	Perform an IIC write and read action on the analogue board	
Technical	Send command P_DS_ANACOM_I2C_WRR with parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	

User Input	Writing: [<W> <w>] [I2C address] [number of data bytes to write] with <data[0]...data[n]> Max 16 data bytes (n < 16). Reading: [<R> <r>] [I2C address] [number of data bytes to read] Max 16 data bytes (n < 16).	
Error	Number	Description
	111500	Reading and writing IIC on the analogue board succeeded
	111501	The user provided wrong input
	111502	Reading and writing IIC on the analogue board failed
	111503	There was an error communicating with the analogue board
	111504	The analogue board returned an unexpected result
Example	DS:> 1115 w 0x94 2 0x06 0x02 111500: Test OK @	

Nucleus Name	<b>DS_ANAB_ClockAdjust</b>	
Nucleus Number	1116	
Description	Set the clock to the value passed through in the YYYY MM DD HH MM SS format	
Technical	Send command P_DS_ANACOM_CLOCK_ADJUST with parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	<YYYY> <MM> <DD> <HH> <MM> <SS>	
Error	Number	Description
	111600	Adjusting the clock succeeded
	111601	Adjusting the clock failed
	111602	The user provided wrong input
	111603	There was an error communicating with the analogue board
	111604	The analogue board returned an unexpected result
Example	DS:> 1116 2002 11 11 11 11 111600: Test OK @	

Nucleus Name	<b>DS_ANAB_ClockReference</b>	
Nucleus Number	1117	
Description	Generate a 1 kHz signal on pin 7 (INT) of the clock IC	
Technical	Send command P_DS_ANACOM_CLOCK_REFERENCE with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	111700	Generating the signal on the designated pin succeeded
	111701	Generating the signal on the designated pin failed
	111702	There was an error communicating with the analogue board
	111703	The analogue board returned an unexpected result
Example	DS:> 1117 111700: Test OK @	

Nucleus Name	<b>DS_ANAB_ClockCorrection</b>	
Nucleus Number	1118	
Description	Store the clock IC correction value in NVRAM	
Technical	Send command P_DS_ANACOM_CLOCK_CORRECTION with parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	The correction value for the clock	
Error	Number	Description
	111800	Storing the correction value for the clock in NVRAM succeeded
	111801	Storing the correction value for the clock in NVRAM failed
	111802	Value out of range: default value stored

	111803	The user provided wrong input
	111804	There was an error communicating with the analogue board
	111805	The analogue board returned an unexpected result
Example	DS:> 1118 1000023 111800: Test OK @	

Nucleus Name	<b>DS_ANAB_TunerAFCReferenceVoltage</b>	
Nucleus Number	1119	
Description	Store the reference voltage for the tuner in NVRAM	
Technical	Send command P_DS_ANACOM_AFC_REFERENCE_TUNER with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	The reference voltage, between 0 and 255	
Error	Number	Description
	111900	Storing the reference voltage for the tuner in NVRAM succeeded
	111901	Storing the reference voltage for the tuner in NVRAM failed
	111902	The user provided wrong input
	111903	There was an error communicating with the analogue board
	111904	The analogue board returned an unexpected result
Example	DS:> 1119 5 111900: Test OK @	

Nucleus Name	<b>DS_ANAB_TunerFrequencyDownload</b>	
Nucleus Number	1120	
Description	Store the frequency table in NVRAM. The frequency table is passed through the error-string provided to the nucleus.	
Technical	Send command P_DS_ANACOM_FREQ_DOWNLOAD with parameters to the analogue board and read back the result	
Execution Time	Less than 3 seconds	
User Input	See frequency table	
Error	Number	Description
	112000	Downloading the frequency table in NVRAM succeeded
	112001	Downloading the frequency table in NVRAM failed
	112002	The user provided wrong input
	112003	There was an error communicating with the analogue board
	112004	The analogue board returned an unexpected result
Example	DS:> 1120 2233 00 02 4E45442031 112000: Test OK @	

Nucleus Name	<b>DS_ANAB_StoreExternalPresets</b>	
Nucleus Number	1121	
Description	Store the external presets in NVRAM	
Technical	Send command P_DS_ANACOM_STORE_EXT_PRESETS with no parameters to the analogue board and read back the result	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	112100	Storing the external presets in NVRAM succeeded
	112101	Storing the external presets in NVRAM failed
	112102	There was an error communicating with the analogue board
	112103	The analogue board returned an unexpected result
Example	DS:> 1121 112100: Test OK @	

Nucleus Name	<b>DS_ANAB_BargraphLevelAdjust</b>	
Nucleus Number	1122	

Description	Measure the audio signal corresponding to 0dB per channel and store it as correction value in NVRAM	
Technical	Send command P_DS_ANACOM_BARGRAPH_LEVEL_ADJUSTMENT with no parameters to the analogue board and read back the result.	
Execution Time	Less than 1 second	
User Input	none	
Error	Number	Description
	112200	Storing the bargraph adjustment values in NVRAM succeeded
	112201	Storing the bargraph adjustment values in NVRAM failed
	112202	There was an error communicating with the analogue board
	112203	The analogue board returned an unexpected result
Example	DS:> 1122 112200; Test OK @	

#### Video routing paths (Europe)

Path ID	Description
0	Input signal is VIDEO(CVBS) from digital board and will be re-routed back to the digital board.
1	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to the digital board.
2	No Routing.
3	Input signal is from FRONT S-VIDEO(Y/C) and will be routed to the digital board.
4	No Routing.
5	Input signal is CVBS from SCART1 and will be routed to the digital board.
6	Input signal is CVBS from SCART2 and will be routed to the digital board.
7	Input Signal is CVBS from Digital Board and it will be routed to Scart1 and Scart2.
8	Input signal is VIDEO(CVBS) from ANTENNA IN and will be routed to SCART2.
9	Input signal is VIDEO(CVBS) from SCART1 and will be routed to SCART2.
10	Input signal is VIDEO(CVBS) from SCART2 and will be routed to SCART1.
11	Signal path is routed Fast Blank from Scart2 pin16 and will be routed SCART1 pin16
12	Input Signal is YC from Digital Board and it will be routed to SCART1.
13	
14	No Routing.
15	Input Signal is CVBS from TUNER and it will be routed to Digital .
16	No Routing.
17	Input Signal is routed from digital board YC to REAR S-VIDEO(YC) OUT
18	Signal path is routed from digital board RGB to RGB SCART1 and from digital board CVBS to digital board CVBS.
19	No Routing.
20	Input RGB Signal is routed from Digital Board to SCART1(RGB), Input CVBS Signal from Digital Board to Digital Board and Fast Blanking Signal from SCART2 to SCART1.
21	Input Y/C Signal from Digital Board is routed to Rear Y/C Connector and Input Y/C Signal from Front Y/C connector is routed to Digital Board.

#### Video routing paths (NAFTA)

Path ID	Description
0	No Routing.
1	Input signal is from FRONT VIDEO(CVBS) IN and will be routed to the digital board. This routing is same as the above path id.
2	Input signal is from REAR VIDEO(CVBS) IN and will be routed to the digital board.
3	Input signal is from FRONT S-VIDEO(Y/C) IN and the signal received will be routed to the digital board.
4	Input signal is from REAR S-VIDEO(Y/C) IN and will be routed to the digital board.
5	No Routing.
6	No routing.
7	No routing.
8	Input signal is VIDEO(CVBS) from TUNER and will be routed to Y Pin of Rear Y/C Connector. This will give only black/White Picture .
9	Input signal is from YUV IN and will be routed to YUV OUT. This is possible only if Digital Board routes back YUV signal received back to the Analogue board(DENC)
10	No routing.
11	No routing.

12	No Routing.
13	No Routing.
14	No Routing.
15	Input CVBS Signal from Tuner is routed to Digital Board..
16	No Routing.
17	No Routing.
18	Input Signal from CVBS Rear In is routed to Digital Board. This is the same as path ID 02.
19	Input Y/C signal from Digital Board is routed to Y/C Rear Out Connector and Input signal from Y/C Front In Connector is routed to Y/C Digital Board.
20	Y/C signal from Digital Board is routed to Y/C Rear Out Connector and Input signal from Y/C Rear In Connector is routed to Y/C Digital Board..
23	The Video signal received from the Digital board will be output on Modulator channel 3.
24	The Video signal received from the Digital board will be output on Modulator channel 4.

*Audio routing paths (Europe)*

Path ID	Description
0	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
1	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
2	No Routing.
3	Input signal is AUDIO from SCART1 and will be routed to the digital board.
4	Input signal is AUDIO from SCART2 and will be routed to the digital board.
5	No routing.
6	No routing.
7	Input Audio signal is from the digital Board and it will be routed to the SCART1 and SCART2
8	Input AUDIO signal from TUNER and will be routed to SCART2.
9	Input signal is AUDIO from SCART1 and will be routed to SCART2.
10	Input audio signal from SCART2 is routed to SCART1.
11	Input Audio signal is routed from DVIO to SCART2.
12	
13	No Routing.
14	Input is Audio Signal from DVIO and it will be routed to Digital Board.
15	Input is Audio Signal from TUNER and it will be routed to Digital Board..
16	No routing.
17	No Routing.
18	Input signal is from FRONT AUDIO IN and will be routed to SCART2.
21	Input signal is from FRONT AUDIO IN and will be routed to the digital board.

*Audio routing paths (NAFTA)*

Path ID	Description
0	No Routing.
1	Input signal is from FRONT AUDIO IN and will be routed to the digital board.
2	Input signal is from REAR AUDIO IN 2 and will be routed to the digital board.
3	Input Audio Signal is routed from FRONT Cinch In to Digital Board.(This is same as path ID 01)
4	Input Signal is from Rear Cinch In1 and it will be routed to Digital Board..
5	No routing.
6	No routing.
7	No routing.
8	No Routing.
9	No routing.
10	No Routing.
11	No Routing.
12	No Routing.
13	Input Signal is from Digital Board and it will be routed to the digital board.
14	No routing.
15	Input is Audio Signal from TUNER and it will be routed to Digital Board.
16	Input signal is AUDIO from dvio board and will be routed to Digital Board.
17	No routing.
18	No routing.
19	No routing.
20	Input signal is from REAR AUDIO IN 2 and will be routed to the digital board.
21	Input signal is from REAR AUDIO IN 1 and will be routed to the digital board.

22	Input signal is from REAR AUDIO IN 1 and will be routed to the digital board.
23	The Audio signal received from the Digital board will be outputted on Modulator channel 3.
24	The Audio signal received from the Digital board will be outputted on Modulator channel 4.

#### Frequency download string format

Format	description	remarks
X(XXX)	Preset number	
VVWW	VV: Channel number WW: Channel offset	
ZZ	Byte containing 8 bit fields for TRUE/FALSE : BIT 0: Decoder BIT 1: Modulation BIT 2: NICAM SAP BIT 3: Satpreset BIT 4: Presetdefined Channelpreferred BIT 5: ExtPreset BIT 6: NameManuallyChanged BIT 7: ChannelPreset	NICAM/stereo bit for Europe SAP/stereo bit for NAFTA  Preset defined bit is only used for Europe. For NAFTA, it is renamed as channelpreferred to indicate if a channel is preferred or not. TRUE if preset is defined from P50 as extern [TGA]
HH	HISystemFineTuning	HIS: 4 bit, FT: -4,...,4
IJJKLLMM	Netname	Range: A,...,Z,0,...,9,... Netname length exists for Europe only. 'II' is the HEX-value for the first character, 'JJ' for the second, O
<p>The message string of (DS_MessageDef *msgString) should be in the format:  <b>"X(XXX)_VVWW_ZZ_HH_IJJKLLMM"</b>.            Here will be 'X(XXX)' a decimal value in the range of 0 to 255.            V, W, Z, H, I, J, K, L, M are hex values with out the prefix '0x' (in the range 0...9,A...F)            " _ " Denotes a space character.</p> <p><u>Remarks:</u>            CHANNEL_SYSTEM is for NAFTA.            PRESET_SYSTEM is for Europe.</p>		

#### System (SYS)

Nucleus Name	<b>DS_SYS_HardwareVersionGet</b>	
Nucleus Number	1200	
Description	Get the hardware version and type of the digital board	
Technical	<ul style="list-style-type: none"> <li>- Initialise the PIO pins of the chrysalis</li> <li>- Read out the hardware version through the PIO pins</li> <li>- Read the segment header in FLASH and determine hardware version</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	120000	Getting the hardware version and type of the digital board succeeded
	120001	Getting the hardware version and type of the digital board failed
	120002	Wrong hardware version read from FLASH
Example	DS:> 1200 120000: Hardware ID = 00 The (PIO-pins) Digital Board ID = 2 Test OK @ DS:>	

Nucleus Name	<b>DS_SYS_SoftwareVersionBootGet</b>	
Nucleus Number	1201	
Description	Get the version of the boot software on the digital board	
Technical	<ul style="list-style-type: none"> <li>- Read the segment header in FLASH and determine Boot software version</li> </ul>	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	120100	Getting the Boot software version succeeded
	120101	Getting the Boot software version failed

Example	DS:> 1201 120100: Software Boot Version = 0001 Test OK @
---------	--

Nucleus Name	<b>DS_SYS_SoftwareVersionDownloadGet</b>	
Nucleus Number	1202	
Description	Get the version of the download software on the digital board	
Technical	- Read the segment header in FLASH and determine Download software version	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	120200	Getting the Download software version succeeded
	120201	Getting the Download software version failed
Example	DS:> 1202 120200: Software Download Version = 0001 Test OK @	

Nucleus Name	<b>DS_SYS_SoftwareVersionApplGet</b>	
Nucleus Number	1203	
Description	Get the version of the application software on the digital board	
Technical	- Read the segment header in FLASH and determine Application software version	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	120300	Getting the Application software version succeeded
	120301	Getting the Application software version failed
Example	DS:> 1203 120300: Software Application Version = 0001 Test OK @	

Nucleus Name	<b>DS_SYS_SoftwareVersionDiagnosticsGet</b>	
Nucleus Number	1204	
Description	Get the version of the diagnostics software on the digital board	
Technical	- Read the segment header in FLASH and determine Diagnostics software version	
Execution Time	Less than 1 second	
User Input	None	
Error	Number	Description
	120400	Getting the Diagnostics software version succeeded
	120401	Getting the Diagnostics software version failed
Example	DS:> 1204 120400: Software Diagnostics Version = 0001 Test OK @	
	120503	Something went wrong while transferring the data.
	120504	User cancelled the upload.
Example	DS:> 1205.1 120500: Test OK @	

Nucleus Name	<b>DS_SYS_EepromUpload</b>	
Nucleus Number	1205	
Description	Upload the contents of the NVRAM on the analogue board or the digital board to the service PC, by using the X-modem protocol	
Technical	- Decode the user input - Determine whether to upload the analogue board or digital board NVRAM - Start uploading using the XMODEM protocol - Determine whether all was uploaded OK	
Execution Time	Depends on the chosen NVRAM and the User.	

User Input	Choose one of the following parameters for the nucleus: 1. Upload the contents of the NVRAM of the digital board 2. Upload the contents of the NVRAM of the analogue board Choose in the terminal on the control PC -> transfer -> receive file. Select X-modem protocol. Then click receive in the dialogue and fill in the file name in which you want to store the data.	
Error	Number	Description
	120500	Download succeeded.
	120501	User input is not valid.
	120502	Something went wrong while copying the data from NVRAM to SDRAM.

Nucleus Name	<b>DS_SYS_EepromDownload</b>	
Nucleus Number	1206	
Description	Download a file with the contents of the NVRAM for the analogue board or the digital board from the service PC to the recorder, by using the X-modem protocol	
Technical	<ul style="list-style-type: none"> <li>- Decode the user input and determine what eeprom to fill: digital / analogue</li> <li>- Store the downloaded (using XMODEM) bytes in SDRAM first</li> <li>- Then copy these contents into the eeprom after verification</li> </ul>	
Execution Time	Depends on the chosen NVRAM and the User.	
User Input	Choose one of the following parameters for the nucleus: 1. Download the contents of the NVRAM of the digital board 2. Download the contents of the NVRAM of the analogue board Choose in the terminal of the control PC -> transfer -> send file. Select X-modem protocol. Then choose a file with the Browse button in the dialogue and click on send.	
Error	Number	Description
	120600	Download succeeded
	120601	The write to NVRAM failed.
	120602	Timeout. Too many retries.
	120603	A file was sent with a wrong header.
	120604	User cancelled the download.
	120605	User input is not valid.
	120606	Unknown Error
Example	DS:> 1206 1 120600: Test OK @	

Nucleus Name	<b>DS_SYS_DvIdNumberGet</b>	
Nucleus Number	1208	
Description	Get the IEEE1394 ID	
Technical	<ul style="list-style-type: none"> <li>- Read out the ID from the configuration segment and return this info to the user</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	120800	Getting the unique DV ID succeeded
	120801	Getting the unique DV ID failed
Example	DS:> 1208 120800: The DvIdNumber is: 0x0C22384E5A Test OK @	

Nucleus Name	<b>DS_SYS_licWrite</b>	
Nucleus Number	1209	
Description	Perform an IIC write action on the digital board	
Technical	<ul style="list-style-type: none"> <li>- Determine bus ID, slave address, number of bytes to be written and the byte array of data from the user input.</li> <li>- Initialise IIC</li> <li>- Write the data to the slave specified through IIC</li> </ul>	
Execution Time	Less than 1 second	
User Input	The user input the number of bytes to write followed by these bytes: <BusID><Slave address to write to><number of bytes to write><d1><d2><...><dx> Where the bus ID is either 0 (normally used) or 1	
Error	Number	Description
	120900	Writing the data over IIC succeeded



	120901	The IIC bus was not accessible
	120902	There was a timeout writing to the device
	120903	The IIC acknowledge was not received
	120904	The communication with the device failed
	120905	Got unknown IIC bus error:
	120906	Unable to initialise IIC bus
	120907	Decoding bus ID unsigned value failed
	120908	Decoding slaveAddr unsigned value failed
	120909	Decoding nrBytes unsigned value failed
	120910	Bus ID out of range
	120911	nrBytes out of range
	120912	Unable to decode parameters
Example	DS:> 1209 0 0xa0 1 0x6 120900: 1 Bytes written Test OK @	

Nucleus Name	<b>DS_SYS_IICRead</b>	
Nucleus Number	1210	
Description	Perform an IIC read action on the digital board.	
Technical	<ul style="list-style-type: none"> <li>- Determine the bus ID, slave address and number of bytes to read from the user input</li> <li>- Initialise IIC</li> <li>- Read the data form the slave specified</li> </ul>	
Execution Time	Less than 1 second	
User Input	The user inputs the number of bytes to read and the address to read them from: <BusID><Slave address to read from><Number of bytes to read> Where the bus ID is either 0 (normally used) or 1	
Error	Number	Description
	121000	Reading the data over IIC succeeded
	121001	The IIC bus was not accessible
	121002	There was a timeout writing to the device
	121003	The IIC acknowledge was not received
	121004	The communication with the device failed
	121005	There was an unknown IIC bus error
	121006	IIC bus initialisation failed
	121007	Decoding bus ID unsigned value failed
	121008	Decoding slave address unsigned value failed
	121009	Decoding number of bytes unsigned value failed
	121010	Bus ID out of range
	121011	nrBytes out of range
Example	DS:> 1210 0 0xa0 1 121000: Value read =0x06 Test OK @	

Nucleus Name	<b>DS_SYS_UartWrite</b>	
Nucleus Number	1211	
Description	Perform an UART write action on the digital board on a specified UART	
Technical	<ul style="list-style-type: none"> <li>- Decode the user input for the proper port to use</li> <li>- Write out the bytes through the indicated port</li> </ul>	
Execution Time	Less than 1 second.	
User Input	The user inputs the UART to write to, the number of bytes and the bytes to be written to the UART. 1=UART port 1 : not used 2=UART port 2 : Bit Engine 3=UART port 3 : Analogue board <UartNr><Number of bytes to write><d1><d2><...><dx>	
Error	Number	Description
	121100	Writing the bytes to the UART succeeded
	121101	The user provided wrong input
	121102	Writing to the UART failed
Example	DS:> 1211 2 2 0xd1 0x01 121100: Test OK @	

Nucleus Name	<b>DS_SYS_UartRead</b>	
Nucleus Number	1212	
Description	Perform an UART read action on the digital board on a specified UART	
Technical	<ul style="list-style-type: none"> <li>- Decode the user input for the port to read from</li> <li>- Read from the port and return data read to the user</li> </ul>	
Execution Time	Less than 1 second.	
User Input	The user inputs the UART to read from. 1=UART port 1 : not used 2=UART port 2 : Bit Engine 3=UART port 3 : Analogue board <UartNr >	
Error	Number	Description
	121200	Reading the data from the UART succeeded
	121201	The user provided wrong input
	121202	Reading the data from the UART failed
Example	DS:> 1212 2 121200: The value that was read is: 0x50 0xD1 0x00 Test OK @	

Nucleus Name	<b>DS_SYS_VideoLoopThroughStart</b>	
Nucleus Number	1213	
Description	The video signal, which is confirm the user input, is routed from the input to the output. Input is set with the routing nucleus 1112. All outputs are enabled.	
Technical	<ul style="list-style-type: none"> <li>- Decode the videosignal: PAL / NTSC and Y/C, RGB, CVBS, YUV</li> <li>- Initialise the Video Input Processor and check for valid signal</li> <li>- Initialise the Video Front End and start capturing frames to memory</li> <li>- Initialise the SYNC module</li> <li>- Initialise the Video Post Processing and retrieve frames from memory</li> <li>- Initialise the mixer</li> <li>- Initialise the DENC module</li> <li>- Route the signal to all outputs</li> </ul>	
Execution Time	Less than 1 second, but stays running.	
User Input	<vipInput> <VideoOutput> <VideoStandard> 1. vipInput (CVBS, YC, YUV, RGB). 2. VideoOutput (YUV, RGB). 3. VideoStandard (PAL, NTSC).	
Error	Number	Description
	121300	Video LoopthroughStart succeeded
	121301	User input is not valid.
	121302	Initialisation of the VIP failed.
	121303	Video Signal on the input is not a valid signal.
	121304	Initialisation of the VFE failed.
Example	DS:> 1213 CVBS RGB PAL 121300: Test OK @	

Nucleus Name	<b>DS_SYS_VideoLoopThroughStop</b>	
Nucleus Number	1214	
Description	Stop routing the video input to all the outputs.	
Technical	<ul style="list-style-type: none"> <li>- Stop the DENC and the Video Front End</li> </ul>	
Execution Time	Less than 1 second.	
User Input	-	
Error	Number	Description
	121400	VideoLoopthroughStop succeeded
	121401	DENC module on Chrysalis failed.
Example	DS:> 1214 121400: Test OK @	

Nucleus Name	<b>DS_SYS_VideoLoop</b>	
Nucleus Number	1215	
Description	Note: Before executing this nucleus the user must route the video signal on the analog board with nucleus DS_ANAB_VideoRouting(1112).	

Technical	<ul style="list-style-type: none"> <li>- Evaluate user input.</li> <li>- Reset the global variables, video memory.</li> <li>- Fill the video memory with a vertical colourbar.</li> <li>- Initialise the Chrysalis SYNC-module.</li> <li>- Initialise the Chrysalis MIXER-module.</li> <li>- Initialise the Chrysalis VPP-module.</li> <li>- Initialise the Chrysalis DENC-module.</li> <li>- Display the original image.</li> <li>- Initialise the VIP.</li> <li>- Initialise the Chrysalis VFE-module.</li> <li>- Try to detect a sync in the VIP input.</li> <li>- Catch the received image in memory.</li> <li>- Display the received image.</li> <li>- Compare the received image with original image.</li> <li>- Create a conclusion.</li> </ul>	
Execution Time	3 seconds.	
User Input	<p>Video input of the digital board:</p> <ul style="list-style-type: none"> <li>- CVBS</li> <li>- YC</li> <li>- YUV</li> <li>- RGB</li> <li>- TEST (The video output will be routed to the video input on the digital board.)</li> </ul> <p>Video standard:</p> <ul style="list-style-type: none"> <li>- PAL</li> <li>- NTSC</li> </ul> <p>When no input is given, the nucleus will take TEST for video input and PAL for video standard.</p>	
Error	Number	Description
	121500	Videoloop test succeeded.
	121501	Wrong user input.
	121502	The Chrysalis SYNC-module cannot be initialised.
	121503	The Chrysalis MIXER-module cannot be initialised.
	121504	The Chrysalis VideoPostProcessor-module cannot be initialised.
	121505	The Chrysalis DENC-module cannot be initialised.
	121506	The VideoInputProcessor cannot be initialised.
	121507	The VideoInputProcessor cannot detect a sync-signal.
	121508	The Chrysalis VideoFrontEnd-module cannot be initialised.
	121509	The Chrysalis VideoFrontEnd-module cannot capture a video field.
	121510	<p>When selected the RGB video input:</p> <ul style="list-style-type: none"> <li>Error in colour red signal and/or</li> <li>Error in colour green signal and/or</li> <li>Error in colour blue signal.</li> </ul> <p>When selected one of the other video inputs:</p> <ul style="list-style-type: none"> <li>Error in luminance signal (Y) and/or</li> <li>Error in chrominance signal (U) and/or</li> <li>Error in chrominance signal (V).</li> </ul>
Example	<pre>DS:&gt; 1215 cvbs ntsc 121500: Test OK @ DS:&gt; 1215 cvbs pal 121508: The VideoInputProcessor cannot detect a sync-signal. Error @ DS:&gt; 1215 yuv ntsc: 121511: Error in luminance signal(Y) Error in chrominance signal(U) Error in chrominance signal(V) Error @</pre>	

Nucleus Name	<b>DS_SYS_SlashVersionSet</b>
Nucleus Number	1217
Description	Set the slash version of the system
Technical	<ul style="list-style-type: none"> <li>- Decode the user input for the slash version to set</li> <li>- Issue the command to set the slash version to the analogue board</li> <li>- Wait for the result and return this to the user</li> </ul>
Execution Time	Less than 1 second.
User Input	The slash version

Error	Number	Description
	121700	Setting the slash version succeeded
	121701	Invalid slash version, no slash version is set.
	121702	Setting the slash version on the Analogue Board fails.
	121703	Invalid input.
	121704	The returned errorcode from the analogue board is unknown.
	121705	No DS errCode known for analogue board error.
	121706	There was no response from the analogue board.
Example	DS:> 1217 82 121700: Test OK @	

Nucleus Name	<b>DS_SYS_SlashVersionGet</b>	
Nucleus Number	1218	
Description	Get the slash version of the system	
Technical	- Issue the command to get the slash version to the analogue board - Return the received information to the user	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	121800	Getting the slash version succeeded
	121801	Getting the slash version failed
	121802	The IIC write failed
	121803	The IIC read failed
	121804	There was no response from the analogue board.
	121805	No DS errCode known for analogue board error.
Example	DS:> 1218 121800: The slash version is: 82 Test OK @	

Nucleus Name	<b>DS_SYS_Virginize</b>	
Nucleus Number	1219	
Description	(Re-) Virginize the recorder. User data in the NVRAM of the analogue board is cleared	
Technical	- Issue the command to return to the factory defaults to the analogue board - Wait for the result and return this to the user	
Execution Time	1 second.	
User Input	None	
Error	Number	Description
	121900	Virginization succeeded
	121901	Virginization on the Analogue Board failed.
	121902	The returned errorcode from the analogue board is unknown.
	121903	No DS errCode known for analogue board error.
	121904	There was no response from the analogue board.
Example	DS:> 1219 121900: Test OK @	

Nucleus Name	<b>DS_SYS_VirginModeOn</b>	
Nucleus Number	1220	
Description	Turn on the virgin mode functionality (e.g. the auto channel search upon start-up)	
Technical	- Issue the command to set the bit for the virgin mode to the analogue board - Wait for the result and return this to the user	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	122000	Turning on the virgin mode succeeded
	122001	Turning on VirginMode on the Analogue Board failed.
	122002	The returned errorcode from the analogue board is unknown.
	122003	No DS errCode known for analogue board error.
	122004	There was no response from the analogue board.

Example	DS:> 1220 122000: Test OK @
---------	-----------------------------------

Nucleus Name	<b>DS_SYS_VirginModeOff</b>	
Nucleus Number	1221	
Description	Turn off the virgin mode functionality (e.g. the auto channel search upon start-up)	
Technical	- Issue the command to reset the bit for the virgin mode to the analogue board - Wait for the result and return this to the user	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	122100	Turning off the virgin mode succeeded
	122101	Turning off VirginMode on the Analogue Board failed.
	122102	The returned errorcode from the analogue board is unknown.
	122103	No DS errCode known for analogue board error.
	122104	There was no response from the analogue board.
Example	DS:> 1221 122100: Test OK @	

Nucleus Name	<b>DS_SYS_DisplayFatalOn</b>	
Nucleus Number	1223	
Description	Turn on the display-fatal functionality which displays debug-information on the display when encountering a fatal error condition from which could not be recovered automatically	
Technical	- Issue the command to use the display-fatal functionality to the analogue board - Wait for the result and return this to the user	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	122300	Turning on the display-fatal functionality succeeded
	122301	Turning on the display-fatal functionality failed
	122302	The returned errorcode from the analogue board is unknown.
	122303	No DS errCode known for analogue board error.
	122304	There was no response from the analogue board.
Example	DS:> 1223 122300: Test OK @	

Nucleus Name	<b>DS_SYS_DisplayFatalOff</b>	
Nucleus Number	1224	
Description	Turn off the display-fatal functionality which displays debug-information on the display when encountering a fatal error condition from which could not be recovered automatically	
Technical	- Issue the command to stop using the display-fatal functionality to the analogue board - Wait for the result and return this to the user	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	122400	Turning off the display-fatal functionality succeeded
	122401	Turning off the display-fatal functionality failed
	122402	The returned errorcode from the analogue board is unknown.
	122403	No DS errCode known for analogue board error.
	122404	There was no response from the analogue board.
Example	DS:> 1224 122400: Test OK @	

Nucleus Name	<b>DS_SYS_DisplayFatalGet</b>	
Nucleus Number	1225	

Description	Get the display-fatal flag of the recorder	
Technical	<ul style="list-style-type: none"> <li>- Issue the command to get the status of the display-fatal functionality to the analogue board</li> <li>- Wait for the result and return this to the user</li> </ul>	
Execution Time	Less than 1 second.	
User Input	None	
Error	Number	Description
	122500	Getting the display-fatal flag succeeded
	122501	Getting the display-fatal flag failed
	122502	The returned errorcode from the analogue board is unknown.
	122503	No DS errCode known for analogue board error:
	122504	There was no response from the analogue board.
Example	<pre>DS:&gt; 1225 122500: Test OK @</pre>	

Nucleus Name	<b>DS_SYS_SettingsSet</b>	
Nucleus Number	1226	
Description	Programs the digital board settings into the boot EEPROM on the digital board.	
Technical	<ul style="list-style-type: none"> <li>- Evaluate user input.</li> <li>- Set-up IIC-bus.</li> <li>- Write data to boot EEPROM.</li> <li>- Update checksum.</li> </ul>	
Execution Time	1 second	
User Input	A large hexadecimal value that represents the digital board settings obtained from the DbString.exe program or from a reference set.	
Error	Number	Description
	122600	The settings were successfully programmed.
	122601	User input is invalid.
	122602	IIC access failed.
Example	<pre>DS:&gt; 1226 646961677473746201010200010101010101000020080000 122600: Test OK @</pre>	

Nucleus Name	<b>DS_SYS_SettingsDisplay</b>	
Nucleus Number	1228	
Description	Show the settings that are programmed in the BROM on the digital board.	
Technical	<ul style="list-style-type: none"> <li>- Set-up IIC-bus.</li> <li>- Read Digital Board Settings from boot EEPROM.</li> <li>- Display the settings.</li> </ul>	
Execution Time	1 second	
User Input	None.	
Error	Number	Description
	122800	The settings were successfully displayed.
	122801	IIC access failed.
	122802	Invalid settings

Example	DS:> 1228 Settings ID: 6D7920626F61726400020300010101020101000020080000 Board name: my board Hardware ID: 0 Codec IC: PNX7100_MF2 Video Input Processor IC: SAA7118 Progressive Scan Deinterlacer IC: None Progressive Scan Denc IC: ADV7196 I-Link physical layer circuit IC: PDI1394P25 I-Link link layer circuit IC: PDI1394P40 Audio clock: Clock scheme 1 Bit engine connector: available IDE connector 1: available IDE connector 2: not available PCI connector: not available RAM size: 32MByte ROM size (NOR FLASH bank 1): 8MByte ROM size (NOR FLASH bank 2): Not available ROM size (NAND FLASH): Not available Bit Engine: AV 2.0 122800: Test OK @
---------	---

Nucleus Name	<b>DS_SYS_SettingsGet</b>	
Nucleus Number	1229	
Description	Get the digital board diversity settings string that is programmed in the BROM on the digital board.	
Technical	- Set-up IIC-bus. - Read Digital Board Settings from boot EEPROM. - Read System Settings from boot EEPROM. - Display the settings.	
Execution Time	1 second	
User Input	None.	
Error	Number	Description
	122900	The settings were successfully displayed.
	122901	IIC access failed.
	122902	The settings are invalid
Example	DS:> 1229 122900: 6D7920626F61726400020300010101020101000020080000 Test OK @	

Nucleus Name	<b>DS_SYS_AudioLoopThroughStart</b>	
Nucleus Number	1230	
Description	Description: The audio input is routed from the an input to all outputs. Input is set with the routing nucleus 1113. All outputs are enabled.	
Technical	- Encode the audio to AC3 in memory - Decode the AC3 in memory to audio on the outputs	
Execution Time	1second buffer time and 30 seconds playing.	
User Input	None.	
Error	Number	Description
	123000	AudioLoopthroughStart succeeded
	123001	Resetting the audio decoder failed
	123002	Resetting the audio encoder failed
	123003	Encoding the audio failed
	123004	Decoding the audio failed
Example	DS:> 1230 123000: Test OK @	

Nucleus Name	<b>DS_SYS_AudioLoopThroughStop</b>	
Nucleus Number	1231	
Description	Stop routing the audio input to all the outputs	
Technical	- Send the 'Mute' command to the audio decoder	
Execution Time	Less than 1 second.	
User Input	-	
Error	Number	Description
	123100	AudioLoopthroughStop succeeded

	123101	Resetting the audio decoder failed
	123102	Resetting the audio encoder failed
Example	DS:> 1231 123100: Test OK @	

## Electronic Program Guide Board (EPGB)

Nucleus Name	<b>DS_EPGB_VersionGet</b>	
Nucleus Number	1300	
Description	Returns the version of the EPG board.	
Technical	<ul style="list-style-type: none"> <li>- Issue the command to get the version of the EPG board to the analogue board</li> <li>- Return the received information to the user</li> </ul>	
Execution Time	3 seconds.	
User Input	None	
Error	Number	Description
	130000	Getting the version succeeded
	130001	Communication with the analog board failed.
	130002	Communication with the epg board failed.
	130003	There was no response from the analogue board.
	130004	No DS errCode known for analogue board error.
Example	DS:> 1300 130000: Version : 6.1.9 Test OK @	

## Script

Nucleus Name	<b>DS_IH_ScriptHandler</b>	
Nucleus Number	Script	
Description		
Technical	Execute the included nuclei one by one If a nucleus fails quit and display the failed nucleus on the local display and service port	
Execution Time	16 seconds	
Included tests:	1. DS_ANAB_COMMUNICATIONECHO_NUC 2. DS_DCB_COMMUNICATIONECHO_NUC 3. DS_BROM_COMMUNICATION_NUC 4. DS_SYS_SETTINGSDISPLAY_NUC 5. DS_CHR_DEVTYPEGET_NUC 6. DS_CHR_INT_PIC_NUC 7. DS_CHR_DMA_NUC 8. DS_BROM_WRITEREAD_NUC 9. DS_NVRAM_COMMUNICATION_NUC 10. DS_NVRAM_WRITEREAD_NUC 11. DS_SDRAM_WRITEREADFAST_NUC 12. DS_FLASH_WRITEREAD_NUC 13. DS_FLASH_CHECKSUMPROGRAM_NUC 14. DS_SYS_HARDWAREVERSIONGET_NUC 15. DS_VIP_DEVTYPEGET_NUC 16. DS_VIP_COMMUNICATION_NUC 17. DS_DVIO_LINKDEVTYPEGET_NUC 18. DS_DVIO_PHYDEVTYPEGET_NUC 19. DS_DVIO_LINKCOMMUNICATION_NUC 20. DS_DVIO_PHYCOMMUNICATION_NUC 21. DS_PSCAN_COMMUNICATIONDENC_NUC 22. DS_PSCAN_COMMUNICATIONDEINTERLACER_NUC 23. DS_BE_COMMUNICATIONECHO_NUC 24. DS_ANAB_COMMUNICATIONIICNVRAM_NUC 25. DS_ANAB_COMMUNICATIONIICTUNER_NUC 26. DS_ANAB_COMMUNICATIONIICSOUNDPROCESSOR_NUC 27. DS_ANAB_COMMUNICATIONIICAVSELECTOR_NUC 28. DS_ANAB_CHECKSUMPROGRAM_NUC	
User Input	None	



Example	<pre> DS:&gt; script Executing User/Dealer script. Busy executing NUC1100 1-28 Hello Analogue Board Busy executing NUC1000 2-28 Busy executing NUC200 3-28 Busy executing NUC1228 4-28 Settings ID: 4C4541440D00000000030300010101020101000020080000 Board name:          LEAD Hardware ID:         0 Codec IC:            PNX7100_MF3 Video Input Processor IC:  SAA7118 Progressive Scan Deinterlacer IC: None Progressive Scan Denc IC:  ADV7196 i-Link physical layer circuit IC: PDI1394P25 i-Link link layer circuit IC:  PDI1394P40 Audio clock:         Clock scheme 1 Bit engine connector: available IDE connector 1:     available IDE connector 2:     not available PCI connector:       not available RAM size             32MByte ROM size (NOR FLASH bank 1)  8MByte ROM size (NOR FLASH bank 2)  Not available ROM size (NAND FLASH)       Not available Bit Engine: AV 2.0 Busy executing NUC100 5-28 Device ID 7100 Codec ID PNX7100_MF3 F-BCU (0x0102) 1.0 INTC (0x011d) 1.0 PCI-XIO(0x0113) 1.0 SIF (0x013b) 1.0 EJTAG (0x0104) 0.0 S-BCU (0x0102) 1.0 BOOT (0x010a) 1.0 CONFIG (0x013f) 1.0 RESET (0x0123) 1.0 DEBUG (0x0116) 0.0 UART0 (0x0107) 0.1 UART1 (0x0107) 0.1 UART2 (0x0107) 0.1 UART3 (0x0107) 0.1 I2C0 (0x0105) 0.1 I2C1 (0x0105) 0.1 GPIO (0x013c) 1.0 SYNC (0x013a) 1.0 DISP0 (0xa015) 0.2 DISP1 (0xa00f) 0.0 OSD (0x0136) 0.1 SPU (0xa00e) 0.0 MIXER (0x0137) 1.0 DENC (0x0138) 0.1 CCIR (0x0139) 1.0 VDEC (0x0133) 0.1 PARSER (0xa00d) 0.0 DV (0xa00c) 0.0 BEI (0xa00a) 0.0 IDE (0xa009) 0.0 SGDX (0xa008) 0.0 BYTE (0xa00b) 0.0 OUTPUT (0xa003) 0.0 ACOMP (0xa000) 0.0 VFE (0xa001) 0.0 VCOMP (0xa002) 0.0 SCR (0x0000) 0.0 SIFF (0xa011) 0.0 WMD (0xa010) 0.0 AUDIO0 (0xa015) 0.2 AUDIO1 (0xa00f) 0.0 PSCAN (0xa018) 0.0 Busy executing NUC114 6-28 Busy executing NUC115 7-28 Busy executing NUC201 8-28 Busy executing NUC300 9-28 Busy executing NUC301 10-28 Busy executing NUC401 11-28 Busy executing NUC501 12-28 Busy executing NUC503 13-28 BootCode checksum is: 0xBABEB432, which is correct Diagnostics checksum is: 0xBABED22B, which is correct Download checksum is: 0xBABE025F, which is correct Application checksum is: 0xBABE2825, which is correct Busy executing NUC1200 14-28 Hardware ID = 00 Busy executing NUC600 15-28 Found SAA7118 </pre>
---------	---

Example	Busy executing NUC601 16-28 Busy executing NUC700 17-28 Device type of the link layer IC: ffc00301 Busy executing NUC701 18-28 Device type of the phy layer IC: 0 Busy executing NUC702 19-28 Busy executing NUC703 20-28 Busy executing NUC801 21-28 Busy executing NUC808 22-28 The IIC acknowledge was not received, which is correct Busy executing NUC900 23-28 Busy executing NUC1101 24-28 Busy executing NUC1102 25-28 Busy executing NUC1104 26-28 Busy executing NUC1105 27-28 Busy executing NUC1111 28-28 BootCode checksum is: 0xBABE6240, which is correct Diagnostics checksum is: 0xBABEDC9A, which is correct Download checksum is: 0xBABEA6B7, which is correct Application checksum is: 0xBABE5968, which is correct PASS DS:>
---------	--

#### 5.3.4 Menu Mode Interface Digital Board 1.5, Empress

##### Activation

Plug the recorder to the mains and the following text will appear on the screen of the terminal (program):

```

DVD Video Recorder Diagnostic Software version #8
Basic SDRAM Data bus test passed
Basic SDRAM Address bus test passed
Basic SDRAM Device test passed

(M) emu, (C) command or (S) 2B-interface? [M] @ # ↵

Main Menu
1. Digital Board      ->
2. Analogue Board    ->
3. Front Panel       ->
4. Basic Engine      ->
5. DVIO              ->
6. Progressive Scan Board ->
7. Loop tests        ->
8. Log               ->
9. Scripts           ->

Select>

```

Figure 5-12

The first line indicates that the Diagnostic software has been activated and contains the version number. The next lines are the successful result of the SDRAM interconnection test and the basic SDRAM test. The last line allows the user to choose between the three possible interface forms. If pressing M has made a choice for Menu Interface, the Main Menu will appear.

## 5.4 Nuclei Error Codes

DVIO 1.8 Error Codes

Error Code	Id	Description	Hardware
0	0x00	DVIOC_ERR_DDS_OK	No Error
6	0x06	DVIOC_ERR_DDS_UNKNOWN	Unknown Error (including UART communication error)
17	0x11	DVIOC_ERR_DDS_TNF_1	Link chip incorrect responding
18	0x12	DVIOC_ERR_DDS_TNF_2	No link register access or link reset failed
23	0x17	DVIOC_ERR_DDS_TNF_7	Link reset failed
38	0x26	DVIOC_ERR_DDS_TNF_16	Expecting no 1394 node with GUID connectivity, while detecting connection
39	0x27	DVIOC_ERR_DDS_TNF_17	Expecting 1394 node with GUID connectivity, while not detecting connection
48	0x30	DVIOC_ERR_DDS_UPINTRAM A	Internal ram problem in address lines
50	0x32	DVIOC_ERR_DDS_UPEXTRA MA	External ram problem in address lines
51	0x33	DVIOC_ERR_DDS_UPEXTRA MD	External ram problem in data lines
58	0x3A	DVIOC_ERR_DDS_ROMCHK	Checksum of codespace 0x0000-0x1f80, 0x2000-0xeffd is not correct
244	0xF4	DVIOC_ERR_LINK_HWPHY	PHY chip not responding (PHY down report received)
245	0xF5	DVIOC_ERR_LINK_HWLINK	LINK chip not responding

## 5.5 Diagnosis of EPG Euro Board

The EPG Board can be diagnosed by the help of a PC tool.  
Hardware required:

- Service PC
- one free COM port on the Service PC
- ComPair Interface 4822 727 21631 (and serial cable and power supply)
- EPG Interface cable 3122 785 90590

### 5.5.1 Diagnosis procedure

1. Plug the EPG Interface cable to the connector labelled "VCR" on the ComPair interface. Connect the 3.5mm inline plug of the EPG Interface cable to the G-Link connector (Sat Control connector) at the rear side of the DVDR.
2. Power on the DVDR.
3. Browse to the directory that contains the needed diagnosis software. The directory should contain 2 files:
  - "Inbox.exe"
  - "loader.bin"
4. Execute the program Inbox.exe. The following screen appears:

```

Inbox Test for EPG
PC: Loading BIN file 'F:\EPG\DiagnosisEuro\loader.bin'
COM1 opened
Set baud rate to 38400, 8, N, 1
  
```


5. Press Button "Set Ready"

```

Inbox Test for EPG
PC: Loading BIN file 'F:\EPG\DiagnosisEuro\loader.bin'
COM1 opened
Set baud rate to 38400, 8, N, 1

PC: Wait for EPG start byte
  
```

6. Make a reset of the EPG Board by connecting 2 pins on the EPG Board for a short moment by means of a pair of tweezers.



7. The diagnosis procedure should now take place and tests of the main components of the board are performed.

```

Inbox Test for EPG
PC: Wait for EPG start byte
PC: EPG 'k' Rx, send test command 'k' and wait ack
PC: EPG 'k' Rx, send program, size = 10784, and wait ack
PC: Unexpected stop byte from EPG board.

Firmware Build at Feb 26 2003 16:26:32
Address 8 Selection: P5.0
PIP chip: B23
ARM init.

Data Flash Test Start
Manu. ID 0xad, Device ID 0x2249, ok
data flash checksum 0x7FFE8000,
backup checksum 0x7FFE8000, ok
Write data
Erase sector 32
Erase sector 33
Erase sector 34
Verify data
Flash test pass
restore checksum 0x7FFE8000, ok
[Data Flash Test ok]
  
```

```
Code Flash Test Start ...
Manu. ID 0xad, Device ID 0x2249, ok
data flash checksum 0x7CF6CCB8
backup checksum 0x7CF6CCB8, ok
Write data
Erase sector 32
Erase sector 33
Erase sector 34
Verify data
Flash test pass.
restore checksum 0x7CF6CCB8, ok
[Code Flash Test ok.]
```

```
Start A03 RAM Test ...
Writing A03 RAM
0x00020000 is written
0x00040000 is written
0x00060000 is written
0x00080000 is written
0x000A0000 is written
0x000C0000 is written
0x000E0000 is written
Verify A03 RAM
0x00020000 is verified
0x00040000 is verified
0x00060000 is verified
0x00080000 is verified
0x000a0000 is verified
0x000c0000 is verified
0x000e0000 is verified
[A03 RAM Test ok.]
```

8. Finally "Test End." should be stated.

#### Inbox Test for EPG

```
0x000e0000 is verified
[A03 RAM Test ok.]

Start A03 Decryp. Logic Test ...
[A03 Decryp. Logic Test ok.]

PIP IC Test start ...
[PIP IC Test ok.]



E2PROM test start ...
read page 07
backup data, check sum is 0x00
Waiting I2C writing
Waiting I2C writing
restoring ...
read page 07
re-reading, check sum is 0x00
[E2Prom Test ok.]

[Interrupt Test ok.]


Test End.
```

## 6. Block Diagrams, Waveforms, Wiring Diagram.

Overall Block Diagram Digital Board 1.5 Empress




**Overall Block Diagram Digital Board 2.1 Chrysalis**





Wiring Diagram











Waveforms

Waveforms Analog Board


Waveforms Display Board




1324 VSource (Standby)




1324 VSource (no disc loaded)




F723 VEV I723




E465




E463




E462




E463




A\_CVBS1405




D\_CVBS F4712




D\_Y F4714




D\_C F4716




D\_R F4718




D\_G F4720




D\_B F4722




1502/1504




1517/1518




F501/F502




1014/1032




ARDAC/ALDAC F010/F011




1623




SYNC F843




A\_CVBS F8008




1818

























1994



1989





### Waveforms Digital Board 1.5




CL 1683214E\_0031a48  
0013071

### Waveforms Digital Board 1.5




CL 1683214E\_0054a69  
001291

### Waveforms Digital Board 1.5




DL-MSD1HE-005a04p  
201297

### Waveforms DVIO










































TR 06055\_001  
110203


## Waveforms Digital Board Chrysalis 2.1




### EPG waveforms



### Test points overview Analog Board




Test points overview UP Sub Board



TR 06058\_001  
250203

F8001 C3	F831 C1	F8610 C3	I808 A3
F8002 C3	F832 A2	F8701 A1	I809 C1
F8003 C3	F833 C1	F8702 A3	I810 B3
F8004 C3	F834 A1	F8703 A3	I811 A3
F8005 C3	F835 C1	F8704 A3	I812 A2
F8006 C3	F836 C1	F8705 A3	I813 A1
F8007 C2	F837 A2	F8706 A3	I814 B3
F8008 C2	F838 A2	F8707 A3	I815 A3
F801 A3	F839 C2	F8708 A3	I816 A1
F802 A2	F840 A2	F8802 C2	I817 C1
F803 A1	F8401 A2	F8803 C2	I818 B1
F804 B3	F8402 A2	F8804 C2	I819 C1
F805 B3	F8403 A2	F8805 C2	I820 C1
F807 B3	F8406 A2	F8806 C2	I821 B3
F812 C2	F8407 A1	F8807 C2	I822 B3
F813 C2	F841 C2	F8808 C1	I823 A2
F814 C2	F842 C2	F901 A1	I824 A2
F815 C2	F843 B1	F902 A3	I825 C2
F816 C2	F844 A2	F903 A1	I903 B1
F817 C1	F845 A2	F904 A1	I904 B1
F818 C1	F846 A1	F905 A2	I905 B1
F819 A3	F847 B1	F906 A1	I906 B1
F820 B3	F848 A3	F907 B1	I907 C1
F821 A3	F849 A3	F908 A1	I908 B1
F822 B3	F850 B3	F909 B1	
F823 A3	F851 B3	F910 B1	
F824 B3	F852 C2	I801 C2	
F825 A3	F8603 C1	I802 C3	
F826 A3	F8604 A3	I803 C2	
F827 A2	F8606 C3	I804 B2	
F828 A2	F8607 C3	I805 A3	
F829 A2	F8608 C3	I806 A3	
F830 A2	F8609 C3	I807 A3	

Test points overview DIVIO Board




TR 03021\_001  
090802

F0101 B5	F503 B1	F565 C2
F0102 B5	F504 B2	F566 C3
F0103 B5	F505 B1	F567 C2
F0104 B5	F506 B2	F601 F4
F0106 B5	F507 B1	F603 C4
F0201 E6	F508 B2	F604 F4
F0202 D2	F509 C1	F605 F3
F0203 C2	F510 B2	F606 F3
F0204 C2	F511 B1	F609 E3
F0205 E3	F512 B1	F610 F3
F0301 A2	F513 B1	F611 F3
F0302 A1	F514 B1	F614 F3
F0401 F3	F515 B1	F615 F3
F0402 F1	F516 B1	F616 F3
F0403 F1	F517 C3	F617 G3
F0404 F1	F518 D2	F618 E5
F0405 F1	F519 B2	F619 F2
F0406 F1	F520 B2	F620 G3
F122 B5	F521 C1	F621 F2
F400 C5	F522 B2	F622 F2
F401 C5	F523 C2	F623 F2
F402 B5	F524 C2	F624 F4
F403 C5	F525 B3	F625 F2
F404 C5	F526 B2	F800 F2
F405 C5	F527 B2	F801 F2
F406 C5	F528 C2	F802 B1
F407 C5	F529 B2	F803 B1
F408 C5	F530 C2	F804 E2
F409 B6	F531 C2	F805 F2
F410 B5	F532 C2	F806 D2
F411 B5	F533 C2	F808 F2
F412 A6	F534 C1	F809 E2
F413 C6	F535 C1	F810 G1
F414 C5	F536 B3	F811 E2
F415 C6	F537 C2	F812 F2
F416 C6	F538 E2	F815 D2
F417 C6	F539 C1	F816 E2
F418 C6	F540 A3	F817 E3
F419 C6	F541 A3	F818 E3
F420 C5	F542 A3	F819 E2
F421 B5	F543 A3	F820 E2
F422 B5	F544 B3	F822 E2
F423 B5	F545 B3	F823 E3
F424 B6	F547 C1	F824 E2
F425 B6	F548 B3	F825 E3
F430 D5	F549 C1	F826 E3
F431 E5	F550 C1	F827 E1
F432 E5	F551 B2	F829 E1
F433 D4	F552 B3	F830 E1
F434 C4	F553 A3	F831 F1
F435 D5	F554 B2	F832 F2
F436 B4	F555 B2	F833 G2
F437 G5	F556 B1	F834 G2
F438 E3	F557 C1	F835 G1
F439 C5	F558 B1	F836 E1
F440 D5	F559 C1	F837 F1
F441 C4	F560 D3	F838 F2
F442 E3	F561 C3	F839 G1
F443 D5	F562 G1	
F501 B2	F563 C2	
F502 B2	F564 C2	



Test points overview Digital Board 1.5




## Layout Digital Board (Mapping Testlands )

F214 A3	1175 A3	1300 A2	1610 A5	1720 B3	1880 C3
F247 A2	1176 A3	1301 A2	1611 B5	1721 B2	1881 C3
F248 A2	1177 A3	1302 A2	1612 A5	1722 B3	1882 C3
F249 A2	1178 A3	1303 B2	1613 B5	1723 B2	1883 C2
F250 A2	1179 A3	1304 B3	1614 A5	1724 B2	1884 C2
F264 A2	1180 A3	1305 B3	1615 B5	1725 B3	1900 B4
F265 A3	1181 A3	1306 A3	1616 A5	1726 B2	1901 B4
F331 A4	1182 B3	1307 B3	1617 A5	1727 B2	1902 B4
F332 A4	1183 A2	1308 A3	1618 C4	1728 A1	1903 B4
F333 A5	1184 A3	1309 B3	1619 A5	1729 A1	1904 B2
F334 A4	1186 A3	1400 A4	1621 A1	1730 A1	1905 A4
F335 A4	1187 A3	1401 A4	1622 A1	1731 A1	1906 A4
F336 A4	1188 A3	1402 B4	1623 A1	1732 B2	1907 A4
F337 A4	1200 A2	1403 A4	1624 A1	1733 B2	1908 A5
F338 A4	1201 B3	1404 B4	1625 A1	1734 B1	1909 B4
F339 A4	1202 A5	1405 B4	1626 A1	1735 B1	1911 B3
F340 A4	1203 A3	1406 B4	1627 B4	1800 C4	1912 A3
F341 A4	1204 C3	1407 C3	1628 C4	1801 C3	1913 B3
F342 A4	1205 A2	1408 A5	1629 A5	1802 C3	1915 B3
F343 A4	1206 A1	1409 A4	1630 C4	1803 C3	1916 B3
F344 A4	1207 A2	1410 A4	1631 C4	1805 C3	1917 B3
F345 A4	1208 B3	1412 B4	1632 C4	1806 C3	1918 A5
F346 A4	1209 B4	1413 A4	1633 B4	1807 C3	1919 B3
F347 A4	1210 A2	1414 B4	1634 C4	1808 C2	1920 B3
F348 A4	1211 A2	1415 B4	1635 C5	1809 C2	1921 A5
F349 A4	1212 A2	1416 B4	1636 C4	1810 C3	1922 A5
F350 A4	1213 B5	1500 C5	1637 C5	1811 C3	1923 B3
F351 A4	1214 B5	1501 C5	1638 C5	1812 C2	1924 A4
F352 A4	1215 B5	1502 C5	1639 C5	1813 C2	1925 B3
F353 A4	1216 A1	1503 C5	1640 C5	1814 C1	1926 A5
F354 A4	1217 A2	1504 C5	1641 B5	1815 B2	1927 A5
F355 A4	1218 A2	1505 C5	1642 A5	1816 B2	1928 A5
F356 A4	1219 A1	1506 C5	1643 A5	1817 B2	1930 B3
F357 A4	1220 A1	1507 C5	1644 A5	1818 C2	1931 A5
F358 A4	1221 B2	1508 C5	1645 B5	1819 C3	1932 B2
F359 A4	1222 B2	1509 C5	1646 C4	1820 C3	1933 B3
F360 A4	1223 A2	1510 B5	1647 A5	1821 C3	
F361 A4	1224 A1	1511 C4	1649 C5	1822 C3	
F362 A4	1225 A2	1512 C5	1650 B4	1823 C3	
F363 A4	1226 A2	1513 B5	1651 B5	1824 B2	
F364 A4	1227 A2	1514 B4	1652 B5	1825 B2	
F365 A4	1228 A2	1515 C5	1653 B5	1826 C3	
F366 A4	1229 B5	1516 C5	1654 B4	1827 C3	
F367 A4	1230 A2	1517 C5	1655 B4	1828 C3	
F368 A4	1231 A2	1518 C4	1656 B5	1829 C3	
F369 A4	1232 A2	1519 C5	1657 C4	1830 C3	
F370 A4	1233 A2	1520 C4	1658 C4	1831 C3	
F371 A4	1234 A4	1521 C4	1659 C3	1832 C3	
F372 A4	1235 A4	1522 C4	1660 B5	1833 C3	
F373 A4	1236 B4	1523 C4	1661 B5	1834 B3	
F374 A4	1237 A2	1524 C4	1662 C5	1835 B3	
F375 A4	1238 A2	1525 C5	1663 B4	1836 B2	
F376 A4	1239 B5	1526 C5	1664 B5	1837 C3	
F377 A4	1240 A4	1527 C5	1665 C4	1838 C3	
F378 A4	1241 B2	1528 C4	1666 C5	1839 C3	
F379 A4	1242 B1	1529 C5	1667 B5	1840 C3	
F380 A4	1243 B1	1530 C5	1668 B4	1841 C3	
F381 A4	1244 A2	1531 C5	1669 B4	1842 C3	
F382 A4	1245 A1	1532 C5	1670 A5	1843 C2	
F383 A4	1246 A2	1533 C4	1671 B5	1844 C2	
F384 A4	1251 A1	1534 C4	1672 B5	1845 C2	
F385 A4	1252 A2	1535 C5	1673 B5	1846 B3	
F386 A4	1253 A2	1536 C4	1701 B1	1847 B2	
F387 A4	1254 A1	1537 C5	1702 B1	1848 B2	
F388 A4	1255 A1	1538 C4	1703 C2	1849 B2	
F389 A4	1256 A2	1540 C5	1704 C2	1850 B2	
F390 A4	1257 C5	1543 C5	1705 C2	1851 B1	
F391 A4	1258 A2	1551 C5	1706 C2	1852 B1	
F392 A4	1259 A2	1552 C4	1707 C2	1853 B1	
F393 A4	1260 A1	1553 C4	1708 C2	1854 B2	
F394 A4	1261 A1	1555 C4	1709 C1	1855 B2	
F395 A4	1262 A1	1600 A5	1710 B3	1856 B2	
F396 A4	1263 A1	1601 A5	1711 C2	1857 C3	
F397 A4	1264 A2	1602 A5	1712 C2	1858 C3	
F398 A4	1265 B5	1603 C5	1713 A1	1859 B2	
F399 A4	1266 A2	1604 A5	1714 C2	1875 C2	
F400 A4	1267 A2	1605 A5	1715 C2	1876 C3	
F401 A4	1268 B2	1606 A5	1716 B3	1877 C2	
F402 A4	1269 B2	1607 A5	1717 B3	1878 C3	
F403 A4	1270 A2	1608 A5	1718 B3	1879 C3	
F404 A4	1271 B1	1609 B5	1719 B3		


### 7. Circuit Diagrams and PWB Layouts

#### Display Panel



Component ID	Value / Description
0000 A1	270K Ω
0290 B1	270K Ω
0291 C1	270K Ω
1110 D9	270K Ω
1111 A1	270K Ω
1112 B1	270K Ω
1160 E1	270K Ω
1161 F1	270K Ω
1162 G1	270K Ω
1163 H1	270K Ω
1164 I1	270K Ω
1165 J1	270K Ω
1166 K1	270K Ω
1167 L1	270K Ω
1168 M1	270K Ω
1169 N1	270K Ω
1170 O1	270K Ω
1171 P1	270K Ω
1172 Q1	270K Ω
1173 R1	270K Ω
1174 S1	270K Ω
1175 T1	270K Ω
1176 U1	270K Ω
1177 V1	270K Ω
1178 W1	270K Ω
1179 X1	270K Ω
1180 Y1	270K Ω
1181 Z1	270K Ω
1182 AA1	270K Ω
1183 AB1	270K Ω
1184 AC1	270K Ω
1185 AD1	270K Ω
1186 AE1	270K Ω
1187 AF1	270K Ω
1188 AG1	270K Ω
1189 AH1	270K Ω
1190 AI1	270K Ω
1191 AJ1	270K Ω
1192 AK1	270K Ω
1193 AL1	270K Ω
1194 AM1	270K Ω
1195 AN1	270K Ω
1196 AO1	270K Ω
1197 AP1	270K Ω
1198 AQ1	270K Ω
1199 AR1	270K Ω
1200 AS1	270K Ω
1201 AT1	270K Ω
1202 AU1	270K Ω
1203 AV1	270K Ω
1204 AW1	270K Ω
1205 AX1	270K Ω
1206 AY1	270K Ω
1207 AZ1	270K Ω
1208 BA1	270K Ω
1209 BB1	270K Ω
1210 BC1	270K Ω
1211 BD1	270K Ω
1212 BE1	270K Ω
1213 BF1	270K Ω
1214 BG1	270K Ω
1215 BH1	270K Ω
1216 BI1	270K Ω
1217 BJ1	270K Ω
1218 BK1	270K Ω
1219 BL1	270K Ω
1220 BM1	270K Ω
1221 BN1	270K Ω
1222 BO1	270K Ω
1223 BP1	270K Ω
1224 BQ1	270K Ω
1225 BR1	270K Ω
1226 BS1	270K Ω
1227 BT1	270K Ω
1228 BU1	270K Ω
1229 BV1	270K Ω
1230 BW1	270K Ω
1231 BX1	270K Ω
1232 BY1	270K Ω
1233 BZ1	270K Ω
1234 CA1	270K Ω
1235 CB1	270K Ω
1236 CC1	270K Ω
1237 CD1	270K Ω
1238 CE1	270K Ω
1239 CF1	270K Ω
1240 CG1	270K Ω
1241 CH1	270K Ω
1242 CI1	270K Ω
1243 CJ1	270K Ω
1244 CK1	270K Ω
1245 CL1	270K Ω
1246 CM1	270K Ω
1247 CN1	270K Ω
1248 CO1	270K Ω
1249 CP1	270K Ω
1250 CQ1	270K Ω
1251 CR1	270K Ω
1252 CS1	270K Ω
1253 CT1	270K Ω
1254 CU1	270K Ω
1255 CV1	270K Ω
1256 CW1	270K Ω
1257 CX1	270K Ω
1258 CY1	270K Ω
1259 CZ1	270K Ω
1260 DA1	270K Ω
1261 DB1	270K Ω
1262 DC1	270K Ω
1263 DD1	270K Ω
1264 DE1	270K Ω
1265 DF1	270K Ω
1266 DG1	270K Ω
1267 DH1	270K Ω
1268 DI1	270K Ω
1269 DJ1	270K Ω
1270 DK1	270K Ω
1271 DL1	270K Ω
1272 DM1	270K Ω
1273 DN1	270K Ω
1274 DO1	270K Ω
1275 DP1	270K Ω
1276 DQ1	270K Ω
1277 DR1	270K Ω
1278 DS1	270K Ω
1279 DT1	270K Ω
1280 DU1	270K Ω
1281 DV1	270K Ω
1282 DW1	270K Ω
1283 DX1	270K Ω
1284 DY1	270K Ω
1285 DZ1	270K Ω
1286 EA1	270K Ω
1287 EB1	270K Ω
1288 EC1	270K Ω





Front Connector (FC)




TR 06020\_001  
030203

- 1920 B1
- 1921 E1
- 1922 C9
- 2200 A5
- 2201 C5
- 2202 E3
- 2203 C6
- 2200 A5
- 3201 A6
- 3202 B5
- 3203 C6
- 3204 C5
- 3205 C3
- 3206 D3
- 3207 E3
- 3208 A3
- 3209 C3
- 6200 A4
- 6201 B4
- 6202 C4
- 6203 D4
- 6204 E4
- F1001 B2
- F1002 B2
- F1003 A2
- F1006 A2
- F1101 C8
- F1103 C8
- F1104 C8
- F1105 C8
- F1107 D8
- F1109 D8
- I201 E3

Layouts Display Panel




Layout Display Panel (Part 1 Bottom View)



TR 06006a\_001  
240203


Layout Display Panel (Part 2 Bottom View)



TR 06006b\_001  
240203


Standby Panel (STBY)

1130 C1	1931 A4	3301 A3	3303 B3	3305 B2	7301 B2	F3002 B1	F3004 B1	F3103 B4
1930 A1	3300 B1	3302 A3	3304 B3	7300 A2	F3001 B1	F3003 B1	F3101 A4	1300 B1




TR 07003\_001  
1-10303

Layout Standby Panel



1130 C1  
1930 A1  
1931 A4  
3300 B1  
3301 A3  
3302 A3  
3303 B3  
3304 B3  
3305 B2  
7300 A2  
7301 B2  
F3001 B1  
F3002 B1  
F3003 B1  
F3004 B1  
F3101 A4  
F3102 B1  
F3103 B4  
F3104 B1  
1300 B1




7300  
3300  
3303  
7300  
7301

TR 06007\_001  
030203





Tray Left Panel (TRL)

1940 A1 1941 B4 3400 A3 6400 A3 6401 A3 6402 A2 F4001 A1 F4002 A1 F4003 B1



TR 06021\_001  
030203


Layout Tray Left Panel




TR06008\_001  
030203

Tray Right Panel (TRR)


Layout Tray Right Panel



TR06022\_001  
030203




1950 --



F5000 --  
G5001 --  
G502 --

TR06009\_001  
030203

Analog Board: Frontend Video (FV)



1005 A1	1006 A1	1007 A1	1008 A1	1009 A1	1010 A1	1011 A1	1012 A1	1013 A1	1014 A1	1015 A1	1016 A1	1017 A1	1018 A1	1019 A1	1020 A1	1021 A1	1022 A1	1023 A1	1024 A1	1025 A1	1026 A1	1027 A1	1028 A1	1029 A1	1030 A1	1031 A1	1032 A1	1033 A1	1034 A1	1035 A1	1036 A1	1037 A1	1038 A1	1039 A1	1040 A1	1041 A1	1042 A1	1043 A1	1044 A1	1045 A1	1046 A1	1047 A1	1048 A1	1049 A1	1050 A1	1051 A1	1052 A1	1053 A1	1054 A1	1055 A1	1056 A1	1057 A1	1058 A1	1059 A1	1060 A1	1061 A1	1062 A1	1063 A1	1064 A1	1065 A1	1066 A1	1067 A1	1068 A1	1069 A1	1070 A1	1071 A1	1072 A1	1073 A1	1074 A1	1075 A1	1076 A1	1077 A1	1078 A1	1079 A1	1080 A1	1081 A1	1082 A1	1083 A1	1084 A1	1085 A1	1086 A1	1087 A1	1088 A1	1089 A1	1090 A1	1091 A1	1092 A1	1093 A1	1094 A1	1095 A1	1096 A1	1097 A1	1098 A1	1099 A1	1100 A1
---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------


Pos.	PA1 B/C (001)	PA1 (007)	MH1 TSTD V39
1703	G3956M	K3953M	G3956M
1704	TPS 5.5 MHz	---	TPS 5.5 MHz
1706	---	---	---
3731	Z70R	330R	Z70R
4700	OR	OR	---
4701	OR	OR	---
7710	TDA9817	TDA9817	TDA9818

\* VERSION TABLE


Version 001  
110801



### Analog Board: IN/Out Audio (IOA)




Analog Board: Power Supply (PS)



1300 A1	5394 G6	F355 H8
1301 B1	5395 F3	F356 J9
1302 C1	5396 D9	F357 K1
1303 D1	5397 E7	F358 L1
1304 E1	5398 F3	F359 M1
1305 F1	5399 G1	F360 N1
1306 G1	5400 H1	F361 O1
1307 H1	5401 I1	F362 P1
1308 I1	5402 J1	F363 Q1
1309 J1	5403 K1	F364 R1
1310 K1	5404 L1	F365 S1
1311 L1	5405 M1	F366 T1
1312 M1	5406 N1	F367 U1
1313 N1	5407 O1	F368 V1
1314 O1	5408 P1	F369 W1
1315 P1	5409 Q1	F370 X1
1316 Q1	5410 R1	F371 Y1
1317 R1	5411 S1	F372 Z1
1318 S1	5412 T1	F373 AA
1319 T1	5413 U1	F374 AB
1320 U1	5414 V1	F375 AC
1321 V1	5415 W1	F376 AD
1322 W1	5416 X1	F377 AE
1323 X1	5417 Y1	F378 AF
1324 Y1	5418 Z1	F379 AG
1325 Z1	5419 AA	F380 AH
1326 AA	5420 AB	F381 AI
1327 AB	5421 AC	F382 AJ
1328 AC	5422 AD	F383 AK
1329 AD	5423 AE	F384 AL
1330 AE	5424 AF	F385 AM
1331 AF	5425 AG	F386 AN
1332 AG	5426 AH	F387 AO
1333 AH	5427 AI	F388 AP
1334 AI	5428 AJ	F389 AQ
1335 AJ	5429 AK	F390 AR
1336 AK	5430 AL	F391 AS
1337 AL	5431 AM	F392 AT
1338 AM	5432 AN	F393 AU
1339 AN	5433 AO	F394 AV
1340 AO	5434 AP	F395 AW
1341 AP	5435 AQ	F396 AX
1342 AQ	5436 AR	F397 AY
1343 AR	5437 AS	F398 AZ
1344 AS	5438 AT	F399 BA
1345 AT	5439 AU	F400 BB
1346 AU	5440 AV	F401 BC
1347 AV	5441 AW	F402 BD
1348 AW	5442 AX	F403 BE
1349 AX	5443 AY	F404 BF
1350 AY	5444 AZ	F405 BG
1351 AZ	5445 BA	F406 BH
1352 BA	5446 BB	F407 BI
1353 BB	5447 BC	F408 BJ
1354 BC	5448 BD	F409 BK
1355 BD	5449 BE	F410 BL
1356 BE	5450 BF	F411 BM
1357 BF	5451 BG	F412 BN
1358 BG	5452 BH	F413 BO
1359 BH	5453 BI	F414 BP
1360 BI	5454 BJ	F415 BQ
1361 BJ	5455 BK	F416 BR
1362 BK	5456 BL	F417 BS
1363 BL	5457 BM	F418 BT
1364 BM	5458 BN	F419 BU
1365 BN	5459 BO	F420 BV
1366 BO	5460 BP	F421 BW
1367 BP	5461 BQ	F422 BX
1368 BQ	5462 BR	F423 BY
1369 BR	5463 BS	F424 BZ
1370 BS	5464 BT	F425 CA
1371 BT	5465 BU	F426 CB
1372 BU	5466 BV	F427 CC
1373 BV	5467 BW	F428 CD
1374 BW	5468 BX	F429 CE
1375 BX	5469 BY	F430 CF
1376 BY	5470 BZ	F431 CG
1377 BZ	5471 CA	F432 CH
1378 CA	5472 CB	F433 CI
1379 CB	5473 CC	F434 CJ
1380 CC	5474 CD	F435 CK
1381 CD	5475 CE	F436 CL
1382 CE	5476 CF	F437 CM
1383 CF	5477 CG	F438 CN
1384 CG	5478 CH	F439 CO
1385 CH	5479 CI	F440 CP
1386 CI	5480 CJ	F441 CQ
1387 CJ	5481 CK	F442 CR
1388 CK	5482 CL	F443 CS
1389 CL	5483 CM	F444 CT
1390 CM	5484 CN	F445 CU
1391 CN	5485 CO	F446 CV
1392 CO	5486 CP	F447 CW
1393 CP	5487 CQ	F448 CX
1394 CQ	5488 CR	F449 CY
1395 CR	5489 CS	F450 CZ
1396 CS	5490 CA	F451 DA
1397 CA	5491 CB	F452 DB
1398 CB	5492 CC	F453 DC
1399 CC	5493 CD	F454 DD
1400 CD	5494 CE	F455 DE

TR: 02/01/00  
1/10/00

Analog Board: Multi Sound Processing (MSP)




1800	F7
1801	E1
1802	A6
1803	A6
1804	A7
1805	A7
1806	A7
1807	A7
1808	A7
1809	A7
1810	A7
1811	A7
1812	A7
1813	A7
1814	A7
1815	A7
1816	A7
1817	A7
1818	A7
1819	A7
1820	A7
1821	A7
1822	A7
1823	A7
1824	A7
1825	A7
1826	A7
1827	A7
1828	A7
1829	A7
1830	A7
1831	A7
1832	A7
1833	A7
1834	A7
1835	A7
1836	A7
1837	A7
1838	A7
1839	A7
1840	A7
1841	A7
1842	A7
1843	A7
1844	A7
1845	A7
1846	A7
1847	A7
1848	A7
1849	A7
1850	A7
1851	A7
1852	A7
1853	A7
1854	A7
1855	A7
1856	A7
1857	A7
1858	A7
1859	A7
1860	A7
1861	A7
1862	A7
1863	A7
1864	A7
1865	A7
1866	A7
1867	A7
1868	A7
1869	A7
1870	A7
1871	A7
1872	A7
1873	A7
1874	A7
1875	A7
1876	A7
1877	A7
1878	A7
1879	A7
1880	A7
1881	A7
1882	A7
1883	A7
1884	A7
1885	A7
1886	A7
1887	A7
1888	A7
1889	A7
1890	A7
1891	A7
1892	A7
1893	A7
1894	A7
1895	A7
1896	A7
1897	A7
1898	A7
1899	A7
1900	A7

TR 07/00/08\_001  
1205003



Analog Board: VPS

1990 D1	2934 B1	2937 D1	3932 C4	3935 E1	5932 A3	1988 B2	1991 C1	1994 C1	1997 D1
2932 B4	2935 C1	2938 B3	3933 C4	3936 E3	7931 B2	1989 C1	1992 C4	1995 D1	1998 E1
2933 B4	2936 C1	3931 B2	3934 D1	5931 A4	1987 B4	1990 C4	1993 C1	1996 D1	1999 E3




6

TR 07/009\_001  
120303

Analog Board: Follow Me (FOME)

2940 A2	2944 D4	3937 C1	3941 D3	3945 E3	3950 A3	3954 C2	7934 B B4	1951 B3	1956 D2
2941 B3	2945 D2	3938 C1	3942 E1	3946 E2	3951 B2	7932 B2	7934 C C2	1952 B3	1957 D2
2942 D2	2946 E1	3939 C3	3943 E2	3947 E4	3952 B3	7933 B3	7934 D C3	1954 C3	1958 D3
2943 D4	2947 E3	3940 D1	3944 E3	3948 A2	3953 B2	7934 A A2	F950 A2	1955 C1	1959 D3




7

TR 07/010\_001  
120303



Analog Board: Digital In / Out (DIGIO)

1851 A4	2585 C3	2590 A3	3582 D2	5580 A2	7580-A C2	7580-D D3	F4102 A4	I488 C2	I491 D2
2580 A3	2586 D3	3580 A3	3584 C1	5581 A1	7580-B C3	7580-E C3	F4103 A4	I489 C3	I492 C3
2581 A1	2587 D2	3581 C2	3585 C3	6580 C4	7580-C C3	7580-F D3	I487 A3	I490 C1	I493 B4




8

delete for IOE

TR 07011\_001  
120303


9 Analog Board: Audio Converter (DAC\_ADC)



1901 H10	1906 H11
1902 H11	1907 H12
1903 H12	1908 H13
1904 H13	1909 H14
1905 H14	1910 H15
1906 H15	1911 H16
1907 H16	1912 H17
1908 H17	1913 H18
1909 H18	1914 H19
1910 H19	1915 H20
1911 H20	1916 H21
1912 H21	1917 H22
1913 H22	1918 H23
1914 H23	1919 H24
1915 H24	1920 H25
1916 H25	1921 H26
1917 H26	1922 H27
1918 H27	1923 H28
1919 H28	1924 H29
1920 H29	1925 H30
1921 H30	1926 H31
1922 H31	1927 H32
1923 H32	1928 H33
1924 H33	1929 H34
1925 H34	1930 H35
1926 H35	1931 H36
1927 H36	1932 H37
1928 H37	1933 H38
1929 H38	1934 H39
1930 H39	1935 H40
1931 H40	1936 H41
1932 H41	1937 H42
1933 H42	1938 H43
1934 H43	1939 H44
1935 H44	1940 H45
1936 H45	1941 H46
1937 H46	1942 H47
1938 H47	1943 H48
1939 H48	1944 H49
1940 H49	1945 H50
1941 H50	1946 H51
1942 H51	1947 H52
1943 H52	1948 H53
1944 H53	1949 H54
1945 H54	1950 H55
1946 H55	1951 H56
1947 H56	1952 H57
1948 H57	1953 H58
1949 H58	1954 H59
1950 H59	1955 H60
1951 H60	1956 H61
1952 H61	1957 H62
1953 H62	1958 H63
1954 H63	1959 H64
1955 H64	1960 H65
1956 H65	1961 H66
1957 H66	1962 H67
1958 H67	1963 H68
1959 H68	1964 H69
1960 H69	1965 H70
1961 H70	1966 H71
1962 H71	1967 H72
1963 H72	1968 H73
1964 H73	1969 H74
1965 H74	1970 H75
1966 H75	1971 H76
1967 H76	1972 H77
1968 H77	1973 H78
1969 H78	1974 H79
1970 H79	1975 H80
1971 H80	1976 H81
1972 H81	1977 H82
1973 H82	1978 H83
1974 H83	1979 H84
1975 H84	1980 H85
1976 H85	1981 H86
1977 H86	1982 H87
1978 H87	1983 H88
1979 H88	1984 H89
1980 H89	1985 H90
1981 H90	1986 H91
1982 H91	1987 H92
1983 H92	1988 H93
1984 H93	1989 H94
1985 H94	1990 H95
1986 H95	1991 H96
1987 H96	1992 H97
1988 H97	1993 H98
1989 H98	1994 H99
1990 H99	1995 H100

TR 07111\_007  
170303

Layout Analog Board (Top View)




18 01016\_001  
120321


### Layout Analog Board (Overview Bottom View)



Layout Analog Board (Part 1 Bottom View)




Layout Analog Board (Part 2 Bottom View)




TR07017b\_001  
120303

# UP Sub Board: Central Controller (CECO)



UP Sub Board: Fan Control (FACO)



1301 B4	3915 B3	3922 C1	3929 A4	4902 D3	7902-3-C4	7906 B1	F905 A1	1904 C2
1901 A4	3916 D1	3923 E1	3930 A4	4903 D3	7902-4-D4	7909 B4	F906 A2	1905 C2
2911 D1	3917 C1	3924 A2	3931 A4	6901 E3	7903 A1	7910 B3	F907 A2	1906 E2
2912 B3	3918 B2	3925 D1	3932 B4	6902 A1	7904 A3	7901 A4	F908 B4	1907 E4
2913 B4	3919 C1	3926 A2	3933 B4	6903 C3	7905 A5	7902 A4	F909 C3	1908 D1
3913 B2	3920 E1	3927 D2	3934 A4	7902-1-C2	7906 A1	F905 B4	F910 E3	
3914 C4	3921 E4	3928 C3	4901 A1	7902-2-D2	7907 A2	F904 B4	F903 C2	



TR 069002\_001  
08R0203




Layout UP Sub Board (Top View)




Layout UP Sub Board (Bottom View)

1301 A1	2824 C1	3822 A2	3856 C1	3886 C1	6801 A1
2801 C2	2825 B1	3823 A2	3862 A1	3888 C1	6902 A2
2802 C2	2827 C1	3826 C2	3863 A1	3913 A1	7801 B3
2803 B3	2831 A3	3827 A3	3864 A1	3917 B1	7803 B2
2806 A3	2911 A1	3829 C2	3865 A1	3918 B1	7807 A2
2808 A1	3807 A1	3833 A2	3866 A1	3920 B1	7816 A1
2809 B2	3809 A2	3836 A3	3867 A1	3923 A1	7817 C1
2810 C3	3810 A2	3845 A3	3868 B1	3925 B1	7818 B1
2811 C3	3813 A2	3846 C2	3869 C1	3926 A1	7905 A1
2812 A2	3814 A2	3847 C3	3870 B1	3928 B1	7906 B1
2813 C2	3815 A2	3848 C3	3871 B1	4901 A2	7907 A1
2814 B2	3818 A2	3850 C2	3872 B1	4902 B1	
2822 A1	3820 A2	3851 C2	3873 B1	5801 A1	
2823 C1	3821 A2	3854 A3	3885 C1	5803 A2	





TR 06013\_001  
040203

### In/Out Extension Board IOE




TFR 08036\_001  
060203

Layout In / Out Extension Board




DVIO Board: 1394 Interface

# 1394 INTERFACE



1400 F3	1601 B1
1401 B1	2400 F8
2401 C2	2402 C2
2403 E1	2404 E1
2405 E1	2406 E2
2407 E2	2408 E2
2412 F4	2413 F3
2415 F1	2416 F1
2417 F2	2418 F2
2419 F2	2420 F2
3400 C8	3401 C2
3402 C2	3403 B8
3404 C2	3405 C2
3406 C2	3407 A8
3408 F7	3409 F3
3410 C8	3411 C9
3412 E9	3413 C8
3414 C8	3415 C8
3416 C8	3417 C8
3418 D8	3419 D8
3420 D8	3421 D8
3422 D8	3423 D8
3424 D8	4401 B7
4402 E4	5400 E1
5401 F1	6401 F9
7400 A4	7401 E8
F0101 B2	F0102 B2
F0103 B2	F0104 B2
F0106 A1	F122 C2
F400 C7	F401 D7
F402 C2	F403 D7
F404 D7	F405 D7
F406 D7	F407 D7
F408 D7	F409 E2
F410 E4	F411 E3
F412 F7	F413 E4
F414 F2	F415 C7
F416 B7	F417 C7
F418 C7	F419 C7
F420 C7	F421 A7
F422 E7	F423 E4
F424 C7	F425 E7




LINK + CODEC

TRC001E\_001 09/97/02

2002 B14	3520 H4
2002 A06	3520 J7
2002 D17	3520 J8
2002 D18	3520 J9
2002 D19	3520 J10
2002 D20	3520 J11
2002 D21	3520 J12
2002 D22	3520 J13
2002 D23	3520 J14
2002 D24	3520 J15
2002 D25	3520 J16
2002 D26	3520 J17
2002 D27	3520 J18
2002 D28	3520 J19
2002 D29	3520 J20
2002 D30	3520 J21
2002 D31	3520 J22
2002 D32	3520 J23
2002 D33	3520 J24
2002 D34	3520 J25
2002 D35	3520 J26
2002 D36	3520 J27
2002 D37	3520 J28
2002 D38	3520 J29
2002 D39	3520 J30
2002 D40	3520 J31
2002 D41	3520 J32
2002 D42	3520 J33
2002 D43	3520 J34
2002 D44	3520 J35
2002 D45	3520 J36
2002 D46	3520 J37
2002 D47	3520 J38
2002 D48	3520 J39
2002 D49	3520 J40
2002 D50	3520 J41
2002 D51	3520 J42
2002 D52	3520 J43
2002 D53	3520 J44
2002 D54	3520 J45
2002 D55	3520 J46
2002 D56	3520 J47
2002 D57	3520 J48
2002 D58	3520 J49
2002 D59	3520 J50
2002 D60	3520 J51
2002 D61	3520 J52
2002 D62	3520 J53
2002 D63	3520 J54
2002 D64	3520 J55
2002 D65	3520 J56
2002 D66	3520 J57
2002 D67	3520 J58
2002 D68	3520 J59
2002 D69	3520 J60
2002 D70	3520 J61
2002 D71	3520 J62
2002 D72	3520 J63
2002 D73	3520 J64
2002 D74	3520 J65
2002 D75	3520 J66
2002 D76	3520 J67
2002 D77	3520 J68
2002 D78	3520 J69
2002 D79	3520 J70
2002 D80	3520 J71
2002 D81	3520 J72
2002 D82	3520 J73
2002 D83	3520 J74
2002 D84	3520 J75
2002 D85	3520 J76
2002 D86	3520 J77
2002 D87	3520 J78
2002 D88	3520 J79
2002 D89	3520 J80
2002 D90	3520 J81
2002 D91	3520 J82
2002 D92	3520 J83
2002 D93	3520 J84
2002 D94	3520 J85
2002 D95	3520 J86
2002 D96	3520 J87
2002 D97	3520 J88
2002 D98	3520 J89
2002 D99	3520 J90
2002 D100	3520 J91
2002 D101	3520 J92
2002 D102	3520 J93
2002 D103	3520 J94
2002 D104	3520 J95
2002 D105	3520 J96
2002 D106	3520 J97
2002 D107	3520 J98
2002 D108	3520 J99
2002 D109	3520 J100


DVIO Board: up-Part



F801 C2	1000 C6
F802 C2	1000 E13
F803 C2	1000 G12
F804 E2	1000 C5
	2002 C5
	2003 E13
	2004 E13
	2005 C2
	2006 C3
	2007 H11
	2008 H12
	2009 H13
	2010 H13
	2011 C1
	2012 H15
	2013 A7
	2014 A6
	2017 H16
	2018 H16
	2019 H2
	2020 H5
	2021 S6
	2022 R7
	2000 E11
	2001 C7
	2002 D8
	2003 E4
	2004 E4
	2005 E2
	2006 C7
	2007 C2
	2008 C2
	2009 C2
	2010 F2
	2011 F3
	2012 F3
	2013 F3
	2014 F3
	2015 F3
	2016 C3
	2017 A1
	2018 A4
	2019 A4
	2020 A4
	2021 C2
	2022 C2
	2023 C2
	2024 C3
	2025 C3
	2026 F2
	2027 F2
	2028 F2
	2029 F2
	2030 F2
	2031 F2
	2032 E4
	2033 E4
	2034 E4
	2035 E2
	2036 E2
	2037 F2
	2038 F2
	2039 F2
	2040 F2
	2041 H2
	2042 A7
	2043 E12
	2044 E12
	2045 E12
	2046 E12
	2047 E12
	2048 E12
	2049 E12
	2050 E12
	2051 E12
	2052 E12
	2053 E12
	2054 E12
	2055 E12
	2056 E12
	2057 E12
	2058 E12
	2059 E12
	2060 E12
	2061 E12
	2062 E12
	2063 E12
	2064 E12
	2065 E12
	2066 E12
	2067 E12
	2068 E12
	2069 E12
	2070 E12
	2071 E12
	2072 E12
	2073 E12
	2074 E12
	2075 E12
	2076 E12
	2077 E12
	2078 E12
	2079 E12
	2080 E12
	2081 E12
	2082 E12
	2083 E12
	2084 E12
	2085 E12
	2086 E12
	2087 E12
	2088 E12
	2089 E12
	2090 E12
	2091 E12
	2092 E12
	2093 E12
	2094 E12
	2095 E12
	2096 E12
	2097 E12
	2098 E12
	2099 E12
	2100 E12
	2101 E12
	2102 E12
	2103 E12
	2104 E12
	2105 E12
	2106 E12
	2107 E12
	2108 E12
	2109 E12
	2110 E12
	2111 E12
	2112 E12
	2113 E12
	2114 E12
	2115 E12
	2116 E12
	2117 E12
	2118 E12
	2119 E12
	2120 E12
	2121 E12
	2122 E12
	2123 E12
	2124 E12
	2125 E12
	2126 E12
	2127 E12
	2128 E12
	2129 E12
	2130 E12
	2131 E12
	2132 E12
	2133 E12
	2134 E12
	2135 E12
	2136 E12
	2137 E12
	2138 E12
	2139 E12
	2140 E12
	2141 E12
	2142 E12
	2143 E12
	2144 E12
	2145 E12
	2146 E12
	2147 E12
	2148 E12
	2149 E12
	2150 E12
	2151 E12
	2152 E12
	2153 E12
	2154 E12
	2155 E12
	2156 E12
	2157 E12
	2158 E12
	2159 E12
	2160 E12
	2161 E12
	2162 E12
	2163 E12
	2164 E12
	2165 E12
	2166 E12
	2167 E12
	2168 E12
	2169 E12
	2170 E12
	2171 E12
	2172 E12
	2173 E12
	2174 E12
	2175 E12
	2176 E12
	2177 E12
	2178 E12
	2179 E12
	2180 E12
	2181 E12
	2182 E12
	2183 E12
	2184 E12
	2185 E12
	2186 E12
	2187 E12
	2188 E12
	2189 E12
	2190 E12
	2191 E12
	2192 E12
	2193 E12
	2194 E12
	2195 E12
	2196 E12
	2197 E12
	2198 E12
	2199 E12
	2200 E12
	2201 E12
	2202 E12
	2203 E12
	2204 E12
	2205 E12
	2206 E12
	2207 E12
	2208 E12
	2209 E12
	2210 E12
	2211 E12
	2212 E12
	2213 E12
	2214 E12
	2215 E12
	2216 E12
	2217 E12
	2218 E12
	2219 E12
	2220 E12
	2221 E12
	2222 E12
	2223 E12
	2224 E12
	2225 E12
	2226 E12
	2227 E12
	2228 E12
	2229 E12
	2230 E12
	2231 E12
	2232 E12
	2233 E12
	2234 E12
	2235 E12
	2236 E12
	2237 E12
	2238 E12
	2239 E12
	2240 E12
	2241 E12
	2242 E12
	2243 E12
	2244 E12
	2245 E12
	2246 E12
	2247 E12
	2248 E12
	2249 E12
	2250 E12
	2251 E12
	2252 E12
	2253 E12
	2254 E12
	2255 E12
	2256 E12
	2257 E12
	2258 E12
	2259 E12
	2260 E12
	2261 E12
	2262 E12
	2263 E12
	2264 E12
	2265 E12
	2266 E12
	2267 E12
	2268 E12
	2269 E12
	2270 E12
	2271 E12
	2272 E12
	2273 E12
	2274 E12
	2275 E12
	2276 E12
	2277 E12
	2278 E12
	2279 E12
	2280 E12
	2281 E12
	2282 E12
	2283 E12
	2284 E12
	2285 E12
	2286 E12
	2287 E12
	2288 E12
	2289 E12
	2290 E12
	2291 E12
	2292 E12
	2293 E12
	2294 E12
	2295 E12
	2296 E12
	2297 E12
	2298 E12
	2299 E12
	2300 E12

TRUMPF 307 000716

**DVIO Board: Interface+DAC**




F50 G14	0001 B
F50 G14	0004 B
F50 G14	0005 B
F50 G14	0006 B
F50 G14	0007 B
F50 G14	0008 B
F50 G14	0009 B
F50 G14	0010 B
F50 G14	0011 B
F50 G14	0012 B
F50 G14	0013 B
F50 G14	0014 B
F50 G14	0015 B
F50 G14	0016 B
F50 G14	0017 B
F50 G14	0018 B
F50 G14	0019 B
F50 G14	0020 B
F50 G14	0021 B
F50 G14	0022 B
F50 G14	0023 B
F50 G14	0024 B
F50 G14	0025 B
F50 G14	0026 B
F50 G14	0027 B
F50 G14	0028 B
F50 G14	0029 B
F50 G14	0030 B
F50 G14	0031 B
F50 G14	0032 B
F50 G14	0033 B
F50 G14	0034 B
F50 G14	0035 B
F50 G14	0036 B
F50 G14	0037 B
F50 G14	0038 B
F50 G14	0039 B
F50 G14	0040 B
F50 G14	0041 B
F50 G14	0042 B
F50 G14	0043 B
F50 G14	0044 B
F50 G14	0045 B
F50 G14	0046 B
F50 G14	0047 B
F50 G14	0048 B
F50 G14	0049 B
F50 G14	0050 B
F50 G14	0051 B
F50 G14	0052 B
F50 G14	0053 B
F50 G14	0054 B
F50 G14	0055 B
F50 G14	0056 B
F50 G14	0057 B
F50 G14	0058 B
F50 G14	0059 B
F50 G14	0060 B
F50 G14	0061 B
F50 G14	0062 B
F50 G14	0063 B
F50 G14	0064 B
F50 G14	0065 B
F50 G14	0066 B
F50 G14	0067 B
F50 G14	0068 B
F50 G14	0069 B
F50 G14	0070 B
F50 G14	0071 B
F50 G14	0072 B
F50 G14	0073 B
F50 G14	0074 B
F50 G14	0075 B
F50 G14	0076 B
F50 G14	0077 B
F50 G14	0078 B
F50 G14	0079 B
F50 G14	0080 B
F50 G14	0081 B
F50 G14	0082 B
F50 G14	0083 B
F50 G14	0084 B
F50 G14	0085 B
F50 G14	0086 B
F50 G14	0087 B
F50 G14	0088 B
F50 G14	0089 B
F50 G14	0090 B
F50 G14	0091 B
F50 G14	0092 B
F50 G14	0093 B
F50 G14	0094 B
F50 G14	0095 B
F50 G14	0096 B
F50 G14	0097 B
F50 G14	0098 B
F50 G14	0099 B
F50 G14	0100 B

TH930T1-002  
04/2003




DVIO Board: Clock




2600 B4
2601 C5
2602 D3
2603 D5
2604 E3
2605 E2
2606 F8
2607 A8
2608 B7
2609 A8
2610 B9
2611 A5
2612 C3
2613 E9
2614 D3
2615 F3
2616 A2
2617 B4
2618 E3
2619 B1
2620 D3
2621 A1
2622 D5
2623 B3
2624 F8
2625 F7
2626 E2
2627 F3
2628 D4
2629 F6
2630 F7
2631 E2
2632 E2
2633 F8
2634 E9
2635 C9
2636 A6
2637 E1
2638 E1
2639 F7
2640 F3
2641 F7
2642 F7
2643 F7
2644 A4
2645 A5
2646 B2
2647 B2
2648 B2
2649 C2
2650 C5
2651 A8
2652 A4
2653 A8
2654 A2
2655 A2
2656 A3
2657 C2
2658 D4
2659 B8
2660 A B5
2661 F8
2662 D4
2663 A1
2664 F3
2665 D2
2666 F9
2667 D2
2668 B3
2669 D3
2670 B3
2671 D3
2672 D4
2673 F6
2674 F8
2675 F8
2676 F8
2677 F8
2678 B9
2679 B7
2680 B9
2681 B6
2682 C6
2683 B9
2684 F2

Layout DVIO Board (Overview Top View)




1400 B2	2503 B5	2810 E5	3450 C3	3511 B5	3800 B6	5501 B5
1500 C6	2504 B5	2811 F5	3451 F2	3512 B5	3801 F5	5503 B4
1501 A4	2505 B5	2812 D4	3452 G3	3514 C5	3802 E6	5504 B4
1502 C5	2506 B5	2813 E6	3453 C2	3515 C6	3803 E4	5505 C5
1503 F5	2507 B4	2814 E6	3454 D2	3516 C6	3804 E4	5600 G4
1800 C5	2508 A5	2816 E4	3455 D2	3517 A4	3805 E4	5601 F4
1901 A2	2509 B6	2817 E4	3456 E2	3518 A4	3806 E4	5602 C3
1902 C5	2510 B6	2818 D4	3457 D2	3519 A4	3807 E4	5603 F5
1903 A6	2511 B6	2819 C6	3458 D2	3520 A4	3808 F5	5800 B6
1904 F6	2512 B4	2820 F5	3459 D2	3530 G3	3809 G6	5801 D5
1905 F4	2513 C6	2821 F5	3460 D2	3531 F2	3810 E4	5802 D6
1906 G5	2514 A4	2822 D6	3461 C2	3532 F2	3811 E4	6801 G5
1907 A3	2515 C6	3400 B1	3462 E2	3533 F2	3812 E4	6802 G5
1908 D1	2516 B6	3401 B2	3463 E2	3534 G3	3813 E4	6803 F6
1909 B4	2517 B6	3402 B2	3464 E2	3535 F2	3814 F5	7400 B2
2400 B1	2518 B6	3403 C1	3465 D2	3536 G3	3815 G5	7400 B2
2401 B2	2519 B6	3404 B2	3466 D2	3537 F2	3816 G5	7430 F2
2402 A2	2520 C5	3405 A2	3467 D2	3538 G3	3817 E6	7431 D3
2403 B1	2521 C5	3406 B2	3468 D2	3539 F2	3818 E6	7432 C4
2404 B2	2522 A5	3407 B2	3469 D2	3540 G3	3819 E6	7433 D1
2405 B2	2523 A4	3408 B2	3470 E4	3541 F2	3820 E6	7500 B5
2406 B1	2524 A4	3409 B2	3471 E2	3542 F3	3821 G5	7501 B4
2407 B1	2525 B4	3410 C1	3472 D4	3543 F2	3822 E5	7505 B5
2408 B2	2526 B4	3411 C1	3473 D4	3544 E3	3823 G5	7506 B4
2412 C2	2527 C4	3413 C1	3474 D4	3545 F2	3824 G5	7507 C4
2413 B2	2528 C4	3414 C1	3475 D4	3546 F3	3825 E4	7508 C4
2415 C3	2529 C5	3415 C2	3476 D4	3547 F2	3826 D5	7600 C3
2416 B1	2530 C6	3416 C2	3477 D4	3548 E3	3827 D4	7601 C2
2417 C2	2531 B6	3417 C2	3478 D4	3549 F2	3828 F5	7602 F4
2418 C2	2532 C6	3418 C2	3479 C4	3550 F3	3829 D5	7604 F4
2419 C1	2533 B6	3419 C2	3480 C4	3551 F3	3831 E5	7605 F4
2420 C2	2534 B4	3420 C2	3481 B4	3552 E3	3832 E5	7606 F4
2431 C2	2600 C2	3421 C2	3482 B4	3553 F3	3833 E4	7608 F4
2432 E2	2601 C3	3422 C2	3483 B3	3554 G3	3834 E4	7800 B6
2433 D3	2602 F3	3423 C2	3484 C3	3555 F3	3835 F5	7801 G5
2434 E4	2603 F4	3424 C2	3485 B4	3556 F3	3836 G6	7802 E5
2435 D4	2604 F4	3425 E4	3486 B4	3557 E3	3837 D5	7803 E6
2436 G2	2605 F4	3426 E3	3487 C3	3558 F3	3838 D6	7804 E6
2437 E2	2606 F4	3427 B4	3488 C3	3559 G3	3839 F6	7805 E6
2438 D2	2607 F4	3428 E3	3489 C4	3560 G3	4401 C2	7806 G6
2439 G3	2608 F5	3429 E4	3490 B4	3561 G2	4402 B2	7807 D4
2440 E3	2609 F4	3430 F2	3491 B4	3562 E2	4500 B5	7808 D5
2441 F2	2610 F4	3431 F2	3492 C3	3563 C3	4501 B5	7809 F5
2442 E3	2611 F4	3432 F2	3493 C4	3564 E4	4502 C5	7810 F6
2443 E3	2612 F4	3433 F2	3494 B4	3600 F3	4503 C5	7810 F6
2444 F2	2613 F4	3434 F2	3495 B3	3601 C3	4504 B4	7811 F6
2445 D3	2614 F3	3435 F2	3496 C3	3602 F4	4507 B5	
2446 G2	2615 F3	3436 F2	3497 D4	3603 F5	4602 F3	
2447 G2	2616 C3	3437 F2	3498 D4	3604 F4	4603 F4	
2448 B4	2617 C3	3438 F2	3499 D4	3605 F4	4604 C3	
2449 D2	2618 F4	3439 F2	3500 B5	3606 F4	4605 C3	
2450 D1	2619 C3	3440 F2	3501 B5	3607 F3	4606 C3	
2451 E3	2801 F5	3441 F3	3502 C5	3608 F3	4608 E4	
2452 E4	2802 F5	3442 F3	3503 B5	3609 F4	4609 E4	
2453 D2	2803 A6	3443 F3	3504 B5	3610 F4	5400 B1	
2454 D3	2804 A6	3444 F3	3505 B5	3612 F4	5401 C2	
2455 D2	2805 F5	3445 F3	3506 B5	3613 F4	5431 D2	
2456 C3	2806 C6	3446 C2	3507 B6	3614 F4	5432 D2	
2500 A5	2807 D5	3447 F3	3508 B6	3616 F5	5433 G2	
2501 B5	2808 D5	3448 G2	3509 B6	3617 F5	5434 B3	
2502 B5	2809 F5	3449 C3	3510 B5	3618 F4	5500 A5	

Layout DVIO Board (Part 1 Top View)




Layout DVIO Board (Part 2 Top View)




Digital Board 1.5: VSM, Buffer Memory and Bit Engine Interface

2100 C1	2504 A6	3110 A5	2150 B0	2122 B14	3188 B3	2135 C14	2141 C2	2142 D1	2153 H15	3100 D14	3100 F2	3110 F3	3111 G2	3112 H2	3120 H3	3120 H4	3120 H5	3120 H6	3120 H7	3120 H8	3120 H9	3120 H10	3120 H11	3120 H12	3120 H13	3120 H14	3120 H15	3120 H16	3120 H17	3120 H18	3120 H19	3120 H20	3120 H21	3120 H22	3120 H23	3120 H24	3120 H25	3120 H26	3120 H27	3120 H28	3120 H29	3120 H30	3120 H31	3120 H32	3120 H33	3120 H34	3120 H35	3120 H36	3120 H37	3120 H38	3120 H39	3120 H40	3120 H41	3120 H42	3120 H43	3120 H44	3120 H45	3120 H46	3120 H47	3120 H48	3120 H49	3120 H50	3120 H51	3120 H52	3120 H53	3120 H54	3120 H55	3120 H56	3120 H57	3120 H58	3120 H59	3120 H60	3120 H61	3120 H62	3120 H63	3120 H64	3120 H65	3120 H66	3120 H67	3120 H68	3120 H69	3120 H70	3120 H71	3120 H72	3120 H73	3120 H74	3120 H75	3120 H76	3120 H77	3120 H78	3120 H79	3120 H80	3120 H81	3120 H82	3120 H83	3120 H84	3120 H85	3120 H86	3120 H87	3120 H88	3120 H89	3120 H90	3120 H91	3120 H92	3120 H93	3120 H94	3120 H95	3120 H96	3120 H97	3120 H98	3120 H99	3120 H100
---------	---------	---------	---------	----------	---------	----------	---------	---------	----------	----------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	-----------



Digital Board 1.5: AV Decoder ST15519



- 20M A11 20M A12
- 20M A13 20M A14
- 20M A15 20M A16
- 20M A17 20M A18
- 20M A19 20M A20
- 20M A21 20M A22
- 20M A23 20M A24
- 20M A25 20M A26
- 20M A27 20M A28
- 20M A29 20M A30
- 20M A31 20M A32
- 20M A33 20M A34
- 20M A35 20M A36
- 20M A37 20M A38
- 20M A39 20M A40
- 20M A41 20M A42
- 20M A43 20M A44
- 20M A45 20M A46
- 20M A47 20M A48
- 20M A49 20M A50
- 20M A51 20M A52
- 20M A53 20M A54
- 20M A55 20M A56
- 20M A57 20M A58
- 20M A59 20M A60
- 20M A61 20M A62
- 20M A63 20M A64
- 20M A65 20M A66
- 20M A67 20M A68
- 20M A69 20M A70
- 20M A71 20M A72
- 20M A73 20M A74
- 20M A75 20M A76
- 20M A77 20M A78
- 20M A79 20M A80
- 20M A81 20M A82
- 20M A83 20M A84
- 20M A85 20M A86
- 20M A87 20M A88
- 20M A89 20M A90
- 20M A91 20M A92
- 20M A93 20M A94
- 20M A95 20M A96
- 20M A97 20M A98
- 20M A99 20M A100
- 20M A101 20M A102
- 20M A103 20M A104
- 20M A105 20M A106
- 20M A107 20M A108
- 20M A109 20M A110
- 20M A111 20M A112
- 20M A113 20M A114
- 20M A115 20M A116
- 20M A117 20M A118
- 20M A119 20M A120
- 20M A121 20M A122
- 20M A123 20M A124
- 20M A125 20M A126
- 20M A127 20M A128
- 20M A129 20M A130
- 20M A131 20M A132
- 20M A133 20M A134
- 20M A135 20M A136
- 20M A137 20M A138
- 20M A139 20M A140
- 20M A141 20M A142
- 20M A143 20M A144
- 20M A145 20M A146
- 20M A147 20M A148
- 20M A149 20M A150
- 20M A151 20M A152
- 20M A153 20M A154
- 20M A155 20M A156
- 20M A157 20M A158
- 20M A159 20M A160
- 20M A161 20M A162
- 20M A163 20M A164
- 20M A165 20M A166
- 20M A167 20M A168
- 20M A169 20M A170
- 20M A171 20M A172
- 20M A173 20M A174
- 20M A175 20M A176
- 20M A177 20M A178
- 20M A179 20M A180
- 20M A181 20M A182
- 20M A183 20M A184
- 20M A185 20M A186
- 20M A187 20M A188
- 20M A189 20M A190
- 20M A191 20M A192
- 20M A193 20M A194
- 20M A195 20M A196
- 20M A197 20M A198
- 20M A199 20M A200

Digital Board 1.5: AV Decoder Memory





Table 1

Flash Memory Configuration	
4MB	6MB
7301	M29W160
7302	M29W160
7303	M29W160
2312/23300/3301	Present
4300/4301	Present

TR-06040\_001  
0102003

Digital Board 1.5: Video Encoder, Empress



4

MPEG2 / AC-3 encoder


JTAG CHAINS 1 5

TR 0004 L.001 04/02/03

3904 030 3905 031 3906 032 3907 033 3908 034 3909 035 3910 036 3911 037 3912 038 3913 039 3914 040 3915 041 3916 042 3917 043 3918 044 3919 045 3920 046 3921 047 3922 048 3923 049 3924 050 3925 051 3926 052 3927 053 3928 054 3929 055 3930 056 3931 057 3932 058 3933 059 3934 060 3935 061 3936 062 3937 063 3938 064 3939 065 3940 066 3941 067 3942 068 3943 069 3944 070 3945 071 3946 072 3947 073 3948 074 3949 075 3950 076 3951 077 3952 078 3953 079 3954 080 3955 081 3956 082 3957 083 3958 084 3959 085 3960 086 3961 087 3962 088 3963 089 3964 090 3965 091 3966 092 3967 093 3968 094 3969 095 3970 096 3971 097 3972 098 3973 099 3974 100





### Digital Board 1.5: VIP CVBS Y/C Video Input




TR 06042.001  
040303

Digital Board 1.5: Analog Board Cons. Video In / Output



2000 R16	1000
2001 R17	1000
2002 R18	1000
2003 R19	1000
2004 R20	1000
2005 R21	1000
2006 R22	1000
2007 R23	1000
2008 R24	1000
2009 R25	1000
2010 R26	1000
2011 R27	1000
2012 R28	1000
2013 R29	1000
2014 R30	1000
2015 R31	1000
2016 R32	1000
2017 R33	1000
2018 R34	1000
2019 R35	1000
2020 R36	1000
2021 R37	1000
2022 R38	1000
2023 R39	1000
2024 R40	1000
2025 R41	1000
2026 R42	1000
2027 R43	1000
2028 R44	1000
2029 R45	1000
2030 R46	1000
2031 R47	1000
2032 R48	1000
2033 R49	1000
2034 R50	1000
2035 R51	1000
2036 R52	1000
2037 R53	1000
2038 R54	1000
2039 R55	1000
2040 R56	1000
2041 R57	1000
2042 R58	1000
2043 R59	1000
2044 R60	1000
2045 R61	1000
2046 R62	1000
2047 R63	1000
2048 R64	1000
2049 R65	1000
2050 R66	1000
2051 R67	1000
2052 R68	1000
2053 R69	1000
2054 R70	1000
2055 R71	1000
2056 R72	1000
2057 R73	1000
2058 R74	1000
2059 R75	1000
2060 R76	1000
2061 R77	1000
2062 R78	1000
2063 R79	1000
2064 R80	1000
2065 R81	1000
2066 R82	1000
2067 R83	1000
2068 R84	1000
2069 R85	1000
2070 R86	1000
2071 R87	1000
2072 R88	1000
2073 R89	1000
2074 R90	1000
2075 R91	1000
2076 R92	1000
2077 R93	1000
2078 R94	1000
2079 R95	1000
2080 R96	1000
2081 R97	1000
2082 R98	1000
2083 R99	1000
2084 R100	1000


Digital Board 1.5: Progressive Scan



2200 B0	705 E14
2201 B0	705 A2
2202 B0	710 B6
2203 B0	711 A4
2204 B0	712 A2
2205 B0	713 G0
2206 B0	714 F8
2207 B0	715 F6
2208 B0	716 G4
2209 B0	717 F11
2210 B0	718 F11
2211 B0	719 F11
2212 B0	720 D6
2213 B0	721 F11
2214 B0	722 F11
2215 B0	723 F11
2216 B0	724 F11
2217 B0	725 F11
2218 B0	726 F11
2219 B0	727 H11
2220 B0	728 H11
2221 B0	729 D6
2222 B0	730 D6
2223 B0	731 D6
2224 B0	732 D6
2225 B0	733 D6
2226 B0	734 D6
2227 B0	735 D6
2228 B0	736 D6
2229 B0	737 D6
2230 B0	738 D6
2231 B0	739 D6
2232 B0	740 D6
2233 B0	741 D6
2234 B0	742 D6
2235 B0	743 D6
2236 B0	744 D6
2237 B0	745 D6
2238 B0	746 D6
2239 B0	747 D6
2240 B0	748 D6
2241 B0	749 D6
2242 B0	750 D6
2243 B0	751 D6
2244 B0	752 D6
2245 B0	753 D6
2246 B0	754 D6
2247 B0	755 D6
2248 B0	756 D6
2249 B0	757 D6
2250 B0	758 D6
2251 B0	759 D6
2252 B0	760 D6
2253 B0	761 D6
2254 B0	762 D6
2255 B0	763 D6
2256 B0	764 D6
2257 B0	765 D6
2258 B0	766 D6
2259 B0	767 D6
2260 B0	768 D6
2261 B0	769 D6
2262 B0	770 D6
2263 B0	771 D6
2264 B0	772 D6
2265 B0	773 D6
2266 B0	774 D6
2267 B0	775 D6
2268 B0	776 D6
2269 B0	777 D6
2270 B0	778 D6
2271 B0	779 D6
2272 B0	780 D6
2273 B0	781 D6
2274 B0	782 D6
2275 B0	783 D6
2276 B0	784 D6
2277 B0	785 D6
2278 B0	786 D6
2279 B0	787 D6
2280 B0	788 D6
2281 B0	789 D6
2282 B0	790 D6
2283 B0	791 D6
2284 B0	792 D6
2285 B0	793 D6
2286 B0	794 D6
2287 B0	795 D6
2288 B0	796 D6
2289 B0	797 D6
2290 B0	798 D6
2291 B0	799 D6
2292 B0	800 D6
2293 B0	801 D6
2294 B0	802 D6
2295 B0	803 D6
2296 B0	804 D6
2297 B0	805 D6
2298 B0	806 D6
2299 B0	807 D6
2300 B0	808 D6


Digital Board 1.5: Progressive Scan

3100 D15	3096 E13	3092 G11	3088 I09	3084 K07	3080 M05	3076 O03	3072 Q01	3068 R00	3064 S00	3060 T00	3056 U00	3052 V00	3048 W00	3044 X00	3040 Y00	3036 Z00	3032 AA0	3028 AB0	3024 AC0	3020 AD0	3016 AE0	3012 AF0	3008 AG0	3004 AH0	3000 AI0	2996 AJ0	2992 AK0	2988 AL0	2984 AM0	2980 AN0	2976 AO0	2972 AP0	2968 AQ0	2964 AR0	2960 AS0	2956 AT0	2952 AU0	2948 AV0	2944 AW0	2940 AX0	2936 AY0	2932 AZ0	2928 BA0	2924 BB0	2920 BC0	2916 BD0	2912 BE0	2908 BF0	2904 BG0	2900 BH0	2896 BI0	2892 BJ0	2888 BK0	2884 BL0	2880 BM0	2876 BN0	2872 BO0	2868 BP0	2864 BQ0	2860 BR0	2856 BS0	2852 BT0	2848 BU0	2844 BV0	2840 BW0	2836 BX0	2832 BY0	2828 BZ0	2824 CA0	2820 CB0	2816 CC0	2812 CD0	2808 CE0	2804 CF0	2800 CG0	2796 CH0	2792 CI0	2788 CJ0	2784 CK0	2780 CL0	2776 CM0	2772 CN0	2768 CO0	2764 CP0	2760 CQ0	2756 CR0	2752 CS0	2748 CT0	2744 CU0	2740 CV0	2736 CW0	2732 CX0	2728 CY0	2724 CZ0	2720 DA0	2716 DB0	2712 DC0	2708 DD0	2704 DE0	2700 DF0	2696 DG0	2692 DH0	2688 DI0	2684 DJ0	2680 DK0	2676 DL0	2672 DM0	2668 DN0	2664 DO0	2660 DP0	2656 DQ0	2652 DR0	2648 DS0	2644 DT0	2640 DU0	2636 DV0	2632 DW0	2628 DX0	2624 DY0	2620 DZ0	2616 EA0	2612 EB0	2608 EC0	2604 ED0	2600 EF0	2596 EG0	2592 EH0	2588 EI0	2584 EJ0	2580 EK0	2576 EL0	2572 EM0	2568 EN0	2564 EO0	2560 EP0	2556 EQ0	2552 ER0	2548 ES0	2544 ET0	2540 EU0	2536 EV0	2532 EW0	2528 EX0	2524 EY0	2520 EZ0	2516 FA0	2512 FB0	2508 FC0	2504 FD0	2500 FE0	2496 FF0	2492 FG0	2488 FH0	2484 FI0	2480 FJ0	2476 FK0	2472 FL0	2468 FM0	2464 FN0	2460 FO0	2456 FP0	2452 FQ0	2448 FR0	2444 FS0	2440 FT0	2436 FU0	2432 FV0	2428 FW0	2424 FX0	2420 FY0	2416 FZ0	2412 GA0	2408 GB0	2404 GC0	2400 GD0	2396 GE0	2392 GH0	2388 GI0	2384 GJ0	2380 GK0	2376 GL0	2372 GM0	2368 GN0	2364 GO0	2360 GP0	2356 GQ0	2352 GR0	2348 GS0	2344 GT0	2340 GU0	2336 GV0	2332 GW0	2328 GX0	2324 GY0	2320 GZ0	2316 HA0	2312 HB0	2308 HC0	2304 HD0	2300 HE0	2296 HF0	2292 HG0	2288 HI0	2284 HJ0	2280 HK0	2276 HL0	2272 HM0	2268 HN0	2264 HO0	2260 HP0	2256 HQ0	2252 HR0	2248 HS0	2244 HT0	2240 HU0	2236 HV0	2232 HW0	2228 HX0	2224 HY0	2220 HZ0	2216 IA0	2212 IB0	2208 IC0	2204 ID0	2200 IE0	2196 IF0	2192 IG0	2188 IH0	2184 IJ0	2180 IK0	2176 IL0	2172 IM0	2168 IN0	2164 IO0	2160 IP0	2156 IQ0	2152 IR0	2148 IS0	2144 IT0	2140 IU0	2136 IV0	2132 IW0	2128 IX0	2124 IY0	2120 IZ0	2116 JA0	2112 JB0	2108 JC0	2104 JD0	2100 JE0	2096 JF0	2092 JG0	2088 JH0	2084 JJ0	2080 JK0	2076 JL0	2072 JM0	2068 JN0	2064 JO0	2060 JP0	2056 JQ0	2052 JR0	2048 JS0	2044 JT0	2040 JU0	2036 JV0	2032 JW0	2028 JX0	2024 JY0	2020 JZ0	2016 KA0	2012 KB0	2008 KC0	2004 KD0	2000 KE0	1996 KF0	1992 KG0	1988 KH0	1984 KJ0	1980 KK0	1976 KL0	1972 KM0	1968 KN0	1964 KO0	1960 KP0	1956 KQ0	1952 KR0	1948 KS0	1944 KT0	1940 KU0	1936 KV0	1932 KW0	1928 KX0	1924 KY0	1920 KZ0	1916 LA0	1912 LB0	1908 LC0	1904 LD0	1900 LE0	1896 LF0	1892 LG0	1888 LH0	1884 LJ0	1880 LK0	1876 LL0	1872 LM0	1868 LN0	1864 LO0	1860 LP0	1856 LQ0	1852 LR0	1848 LS0	1844 LT0	1840 LU0	1836 LV0	1832 LW0	1828 LX0	1824 LY0	1820 LZ0	1816 MA0	1812 MB0	1808 MC0	1804 MD0	1800 ME0	1796 MF0	1792 MG0	1788 MH0	1784 MJ0	1780 MK0	1776 ML0	1772 MN0	1768 MO0	1764 MP0	1760 MQ0	1756 MR0	1752 MS0	1748 MT0	1744 MU0	1740 MV0	1736 MW0	1732 WX0	1728 WY0	1720 WZ0	1716 XA0	1712 XB0	1708 XC0	1704 XD0	1700 XE0	1696 XF0	1692 XG0	1688 XH0	1684 XJ0	1680 XK0	1676 XL0	1672 XM0	1668 XN0	1664 XO0	1660 XP0	1656 XQ0	1652 XR0	1648 XS0	1644 XT0	1640 XU0	1636 XV0	1632 XW0	1628 XX0	1624 XY0	1620 XZ0	1616 YA0	1612 YB0	1608 YC0	1604 YD0	1600 YE0	1596 YF0	1592 YG0	1588 YH0	1584 YJ0	1580 YK0	1576 YL0	1572 YM0	1568 YN0	1564 YO0	1560 YP0	1556 YQ0	1552 YR0	1548 YS0	1544 YT0	1540 YU0	1536 YV0	1532 YW0	1528 YX0	1524 YY0	1520 YZ0	1516 ZA0	1512 ZB0	1508 ZC0	1504 ZD0	1500 ZE0	1496 ZF0	1492 ZG0	1488 ZH0	1484 ZJ0	1480 ZK0	1476 ZL0	1472 ZM0	1468 ZN0	1464 ZO0	1460 ZP0	1456 ZQ0	1452 ZR0	1448 ZS0	1444 ZT0	1440 ZU0	1436 ZV0	1432 ZW0	1428 ZX0	1424 ZY0	1420 ZZ0
----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------





THE BOARD UNIT (CONTINUED)

Digital Board 1.5: Power, Clock, and Reset Audio Clock




5000 A14	5001 A1
1001 C14	1002 A1
1002 C14	1003 A1
1003 C14	1004 A1
1004 C14	1005 A1
1005 C14	1006 A1
1006 C14	1007 A1
1007 C14	1008 A1
1008 C14	1009 A1
1009 C14	1010 A1
1010 C14	1011 A1
1011 C14	1012 A1
1012 C14	1013 A1
1013 C14	1014 A1
1014 C14	1015 A1
1015 C14	1016 A1
1016 C14	1017 A1
1017 C14	1018 A1
1018 C14	1019 A1
1019 C14	1020 A1
1020 C14	1021 A1
1021 C14	1022 A1
1022 C14	1023 A1
1023 C14	1024 A1
1024 C14	1025 A1
1025 C14	1026 A1
1026 C14	1027 A1
1027 C14	1028 A1
1028 C14	1029 A1
1029 C14	1030 A1
1030 C14	1031 A1
1031 C14	1032 A1
1032 C14	1033 A1
1033 C14	1034 A1
1034 C14	1035 A1
1035 C14	1036 A1
1036 C14	1037 A1
1037 C14	1038 A1
1038 C14	1039 A1
1039 C14	1040 A1
1040 C14	1041 A1
1041 C14	1042 A1
1042 C14	1043 A1
1043 C14	1044 A1
1044 C14	1045 A1
1045 C14	1046 A1
1046 C14	1047 A1
1047 C14	1048 A1
1048 C14	1049 A1
1049 C14	1050 A1
1050 C14	1051 A1
1051 C14	1052 A1
1052 C14	1053 A1
1053 C14	1054 A1
1054 C14	1055 A1
1055 C14	1056 A1
1056 C14	1057 A1
1057 C14	1058 A1
1058 C14	1059 A1
1059 C14	1060 A1
1060 C14	1061 A1
1061 C14	1062 A1
1062 C14	1063 A1
1063 C14	1064 A1
1064 C14	1065 A1
1065 C14	1066 A1
1066 C14	1067 A1
1067 C14	1068 A1
1068 C14	1069 A1
1069 C14	1070 A1
1070 C14	1071 A1
1071 C14	1072 A1
1072 C14	1073 A1
1073 C14	1074 A1
1074 C14	1075 A1
1075 C14	1076 A1
1076 C14	1077 A1
1077 C14	1078 A1
1078 C14	1079 A1
1079 C14	1080 A1
1080 C14	1081 A1
1081 C14	1082 A1
1082 C14	1083 A1
1083 C14	1084 A1
1084 C14	1085 A1
1085 C14	1086 A1
1086 C14	1087 A1
1087 C14	1088 A1
1088 C14	1089 A1
1089 C14	1090 A1
1090 C14	1091 A1
1091 C14	1092 A1
1092 C14	1093 A1
1093 C14	1094 A1
1094 C14	1095 A1
1095 C14	1096 A1
1096 C14	1097 A1
1097 C14	1098 A1
1098 C14	1099 A1
1099 C14	1100 A1
1100 C14	1101 A1
1101 C14	1102 A1
1102 C14	1103 A1
1103 C14	1104 A1
1104 C14	1105 A1
1105 C14	1106 A1
1106 C14	1107 A1
1107 C14	1108 A1
1108 C14	1109 A1
1109 C14	1110 A1
1110 C14	1111 A1
1111 C14	1112 A1
1112 C14	1113 A1
1113 C14	1114 A1
1114 C14	1115 A1
1115 C14	1116 A1
1116 C14	1117 A1
1117 C14	1118 A1
1118 C14	1119 A1
1119 C14	1120 A1
1120 C14	1121 A1
1121 C14	1122 A1
1122 C14	1123 A1
1123 C14	1124 A1
1124 C14	1125 A1
1125 C14	1126 A1
1126 C14	1127 A1
1127 C14	1128 A1
1128 C14	1129 A1
1129 C14	1130 A1
1130 C14	1131 A1
1131 C14	1132 A1
1132 C14	1133 A1
1133 C14	1134 A1
1134 C14	1135 A1
1135 C14	1136 A1
1136 C14	1137 A1
1137 C14	1138 A1
1138 C14	1139 A1
1139 C14	1140 A1
1140 C14	1141 A1
1141 C14	1142 A1
1142 C14	1143 A1
1143 C14	1144 A1
1144 C14	1145 A1
1145 C14	1146 A1
1146 C14	1147 A1
1147 C14	1148 A1
1148 C14	1149 A1
1149 C14	1150 A1
1150 C14	1151 A1
1151 C14	1152 A1
1152 C14	1153 A1
1153 C14	1154 A1
1154 C14	1155 A1
1155 C14	1156 A1
1156 C14	1157 A1
1157 C14	1158 A1
1158 C14	1159 A1
1159 C14	1160 A1
1160 C14	1161 A1
1161 C14	1162 A1
1162 C14	1163 A1
1163 C14	1164 A1
1164 C14	1165 A1
1165 C14	1166 A1
1166 C14	1167 A1
1167 C14	1168 A1
1168 C14	1169 A1
1169 C14	1170 A1
1170 C14	1171 A1
1171 C14	1172 A1
1172 C14	1173 A1
1173 C14	1174 A1
1174 C14	1175 A1
1175 C14	1176 A1
1176 C14	1177 A1
1177 C14	1178 A1
1178 C14	1179 A1
1179 C14	1180 A1
1180 C14	1181 A1
1181 C14	1182 A1
1182 C14	1183 A1
1183 C14	1184 A1
1184 C14	1185 A1
1185 C14	1186 A1
1186 C14	1187 A1
1187 C14	1188 A1
1188 C14	1189 A1
1189 C14	1190 A1
1190 C14	1191 A1
1191 C14	1192 A1
1192 C14	1193 A1
1193 C14	1194 A1
1194 C14	1195 A1
1195 C14	1196 A1
1196 C14	1197 A1
1197 C14	1198 A1
1198 C14	1199 A1
1199 C14	1200 A1
1200 C14	1201 A1
1201 C14	1202 A1
1202 C14	1203 A1
1203 C14	1204 A1
1204 C14	1205 A1
1205 C14	1206 A1
1206 C14	1207 A1
1207 C14	1208 A1
1208 C14	1209 A1
1209 C14	1210 A1
1210 C14	1211 A1
1211 C14	1212 A1
1212 C14	1213 A1
1213 C14	1214 A1
1214 C14	1215 A1
1215 C14	1216 A1
1216 C14	1217 A1
1217 C14	1218 A1
1218 C14	1219 A1
1219 C14	1220 A1
1220 C14	1221 A1
1221 C14	1222 A1
1222 C14	1223 A1
1223 C14	1224 A1
1224 C14	1225 A1
1225 C14	1226 A1
1226 C14	1227 A1
1227 C14	1228 A1
1228 C14	1229 A1
1229 C14	1230 A1
1230 C14	1231 A1
1231 C14	1232 A1
1232 C14	1233 A1
1233 C14	1234 A1
1234 C14	1235 A1
1235 C14	1236 A1
1236 C14	1237 A1
1237 C14	1238 A1
1238 C14	1239 A1
1239 C14	1240 A1
1240 C14	1241 A1
1241 C14	1242 A1
1242 C14	1243 A1
1243 C14	1244 A1
1244 C14	1245 A1
1245 C14	1246 A1
1246 C14	1247 A1
1247 C14	1248 A1
1248 C14	1249 A1
1249 C14	1250 A1
1250 C14	1251 A1
1251 C14	1252 A1
1252 C14	1253 A1
1253 C14	1254 A1
1254 C14	1255 A1
1255 C14	1256 A1
1256 C14	1257 A1
1257 C14	1258 A1
1258 C14	1259 A1
1259 C14	1260 A1
1260 C14	1261 A1
1261 C14	1262 A1
1262 C14	1263 A1
1263 C14	1264 A1
1264 C14	1265 A1
1265 C14	1266 A1
1266 C14	1267 A1
1267 C14	1268 A1
1268 C14	1269 A1
1269 C14	1270 A1
1270 C14	1271 A1
1271 C14	1272 A1
1272 C14	1273 A1
1273 C14	1274 A1
1274 C14	1275 A1
1275 C14	1276 A1
1276 C14	1277 A1
1277 C14	1278 A1
1278 C14	1279 A1
1279 C14	1280 A1
1280 C14	1281 A1
1281 C14	1282 A1
1282 C14	1283 A1
1283 C14	1284 A1
1284 C14	1285 A1
1285 C14	1286 A1
1286 C14	1287 A1
1287 C14	1288 A1
1288 C14	1289 A1
1289 C14	1290 A1
1290 C14	1291 A1
1291 C14	1292 A1
1292 C14	1293 A1
1293 C14	1294 A1
1294 C14	1295 A1
1295 C14	1296 A1
1296 C14	1297 A1
1297 C14	1298 A1
1298 C14	1299 A1
1299 C14	1300 A1
1300 C14	1301 A1
1301 C14	1302 A1
1302 C14	1303 A1
1303 C14	1304 A1
1304 C14	1305 A1
1305 C14	1306 A1
1306 C14	1307 A1
1307 C14	1308 A1
1308 C14	1309 A1
1309 C14	1310 A1
1310 C14	1311 A1
1311 C14	1312 A1
1312 C14	1313 A1
1313 C14	1314 A1
1314 C14	1315 A1
1315 C14	1316 A1
1316 C14	1317 A1
1317 C14	1318 A1
1318 C14	1319 A1
1319 C14	1320 A1
1320 C14	1321 A1
1321 C14	1322 A1
1322 C14	1323 A1
1323 C14	1324 A1
1324 C14	1325 A1
1325 C14	1326 A1
1326 C14	1327 A1
1327 C14	1328 A1
1328 C14	1329 A1
1329 C14	1330 A1
1330 C14	1331 A1
1331 C14	1332 A1
1332 C14	1333 A1
1333 C14	1334 A1
1334 C14	1335 A1
1335 C14	1336 A1
1336 C14	1337 A1
1337 C14	1338 A1
1338 C14	1339 A1
1339 C14	1340 A1
1340 C14	1341 A1
1341 C14	1342 A1
1342 C14	1343 A1
1343 C14	1344 A1
1344 C14	1345 A1
1345 C14	1346 A1
1346 C14	1347 A1
1347 C14	1348 A1
1348 C14	1349 A1
1349 C14	1350 A1
1350 C14	1351 A1
1351 C14	1352 A1
1352 C14	1353 A1
1353 C14	1354 A1
1354 C14	1355 A1
1355 C14	1356 A1
1356 C14	1357 A1
1357 C14	1358 A1
1358 C14	1359 A1
1359 C14	1360 A1
1360 C14	1361 A1
1361 C14	1362 A1
1362 C14	1363 A1
1363 C14	1364 A1
1364 C14	1365 A1
1365 C14	1366 A1
1366 C14	1367 A1
1367 C14	1368 A1
1368 C14	1369 A1
1369 C14	1370 A1
1370 C14	1371 A1
1371 C14	1372 A1
1372 C14	1373 A1
1373 C14	1374 A1
1374 C14	1375 A1
1375 C14	1376 A1
1376 C14	1377 A1
1377 C14	1378 A1
1378 C14	1379 A1
1379 C14	1380 A1
1380 C14	1381 A1
1381 C14	1382 A1
1382 C14	1383 A1
1383 C14	1384 A1
1384 C14	1385 A1
1385 C14	1386 A1
1386 C14	1387 A1
1387 C14	1388 A1
1388 C14	1389 A1
1389 C14	1390 A1
1390 C14	1391 A1
1391 C14	1392 A1
1392 C14	1393 A1
1393 C14	1394 A1
1394 C14	1395 A1
1395 C14	1396 A1
1396 C14	1397 A1
1397 C14	1398 A1
1398 C14	1399 A1
1399 C14	1400 A1
1400 C14	1401 A1
1401 C14	1402 A1
1402 C14	1403 A1
1403 C14	1404 A1
1404 C14	1405 A1
1405 C14	1406 A1
1406 C14	140


Layout Digital Board 1.5 (Overview Top View)



Layout Digital Board 1.5 (Part 1 Top View)





Layout Digital Board 1.5 (Part 2 Top View)






Layout Digital Board 1.5 (Overview Bottom View)



Layout Digital Board 1.5 (Part 1 Bottom View)



TR 06015a\_001  
250203

3

2


1

3

2


1

Layout Digital Board 1.5 (Part 2 Bottom View)



TR 06015b\_001  
180203

**Digital Board Chrysalis 2.1: IDE, UARTS, RESET, BE**






**TRUTH TABLE  
NAND / NOR FLASH**

NO. SEBU	MEMO2	MEMO1	MEMO0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

TR 09003\_001  
150403

1100 A/D	4110 F/E
1102 B/D	4112 G/F
1103 C/D	4113 H/F
1105 C/D	4115 H/F
1106 A/D	4116 I/F
2100 A/D	5100 A/G
2101 E/D	5101 E/G
2102 B/D	5102 B/G
2104 B/D	5104 B/G
2105 C/D	5105 C/G
2106 A/D	5106 A/G
2108 B/D	5108 B/G
2109 D/D	5109 D/G
2110 E/D	5110 E/G
2111 E/D	5111 E/G
2112 E/D	5112 E/G
2113 E/D	5113 E/G
2114 E/D	5114 E/G
2115 E/D	5115 E/G
2116 E/D	5116 E/G
2117 E/D	5117 E/G
2118 E/D	5118 E/G
2119 E/D	5119 E/G
2120 E/D	5120 E/G
2121 E/D	5121 E/G
2122 E/D	5122 E/G
2123 E/D	5123 E/G
2124 E/D	5124 E/G
2125 E/D	5125 E/G
2126 E/D	5126 E/G
2127 E/D	5127 E/G
2128 E/D	5128 E/G
2129 E/D	5129 E/G
2130 E/D	5130 E/G
2131 E/D	5131 E/G
2132 E/D	5132 E/G
2133 E/D	5133 E/G
2134 E/D	5134 E/G
2135 E/D	5135 E/G
2136 E/D	5136 E/G
2137 E/D	5137 E/G
2138 E/D	5138 E/G
2139 E/D	5139 E/G
2140 E/D	5140 E/G
2141 E/D	5141 E/G
2142 E/D	5142 E/G
2143 E/D	5143 E/G
2144 E/D	5144 E/G
2145 E/D	5145 E/G
2146 E/D	5146 E/G
2147 E/D	5147 E/G
2148 E/D	5148 E/G
2149 E/D	5149 E/G
2150 E/D	5150 E/G
2151 E/D	5151 E/G
2152 E/D	5152 E/G
2153 E/D	5153 E/G
2154 E/D	5154 E/G
2155 E/D	5155 E/G
2156 E/D	5156 E/G
2157 E/D	5157 E/G
2158 E/D	5158 E/G
2159 E/D	5159 E/G
2160 E/D	5160 E/G
2161 E/D	5161 E/G
2162 E/D	5162 E/G
2163 E/D	5163 E/G
2164 E/D	5164 E/G
2165 E/D	5165 E/G
2166 E/D	5166 E/G
2167 E/D	5167 E/G
2168 E/D	5168 E/G
2169 E/D	5169 E/G
2170 E/D	5170 E/G
2171 E/D	5171 E/G
2172 E/D	5172 E/G
2173 E/D	5173 E/G
2174 E/D	5174 E/G
2175 E/D	5175 E/G
2176 E/D	5176 E/G
2177 E/D	5177 E/G
2178 E/D	5178 E/G
2179 E/D	5179 E/G
2180 E/D	5180 E/G
2181 E/D	5181 E/G
2182 E/D	5182 E/G
2183 E/D	5183 E/G
2184 E/D	5184 E/G
2185 E/D	5185 E/G
2186 E/D	5186 E/G
2187 E/D	5187 E/G
2188 E/D	5188 E/G
2189 E/D	5189 E/G
2190 E/D	5190 E/G
2191 E/D	5191 E/G
2192 E/D	5192 E/G
2193 E/D	5193 E/G
2194 E/D	5194 E/G
2195 E/D	5195 E/G
2196 E/D	5196 E/G
2197 E/D	5197 E/G
2198 E/D	5198 E/G
2199 E/D	5199 E/G
2200 E/D	5200 E/G
2201 E/D	5201 E/G
2202 E/D	5202 E/G
2203 E/D	5203 E/G
2204 E/D	5204 E/G
2205 E/D	5205 E/G
2206 E/D	5206 E/G
2207 E/D	5207 E/G
2208 E/D	5208 E/G
2209 E/D	5209 E/G
2210 E/D	5210 E/G
2211 E/D	5211 E/G
2212 E/D	5212 E/G
2213 E/D	5213 E/G
2214 E/D	5214 E/G
2215 E/D	5215 E/G
2216 E/D	5216 E/G
2217 E/D	5217 E/G
2218 E/D	5218 E/G
2219 E/D	5219 E/G
2220 E/D	5220 E/G
2221 E/D	5221 E/G
2222 E/D	5222 E/G
2223 E/D	5223 E/G
2224 E/D	5224 E/G
2225 E/D	5225 E/G
2226 E/D	5226 E/G
2227 E/D	5227 E/G
2228 E/D	5228 E/G
2229 E/D	5229 E/G
2230 E/D	5230 E/G
2231 E/D	5231 E/G
2232 E/D	5232 E/G
2233 E/D	5233 E/G
2234 E/D	5234 E/G
2235 E/D	5235 E/G
2236 E/D	5236 E/G
2237 E/D	5237 E/G
2238 E/D	5238 E/G
2239 E/D	5239 E/G
2240 E/D	5240 E/G
2241 E/D	5241 E/G
2242 E/D	5242 E/G
2243 E/D	5243 E/G
2244 E/D	5244 E/G
2245 E/D	5245 E/G
2246 E/D	5246 E/G
2247 E/D	5247 E/G
2248 E/D	5248 E/G
2249 E/D	5249 E/G
2250 E/D	5250 E/G


Digital Board Chrysalis 2.1 : 1394



1300 C1	3208 H13
1301 C1	3209 H13
1302 C1	3210 H13
1303 C1	3211 H13
1304 C1	3212 H13
1305 C1	3213 H13
1306 C1	3214 H13
1307 C1	3215 H13
1308 C1	3216 H13
1309 C1	3217 H13
1310 C1	3218 H13
1311 C1	3219 H13
1312 C1	3220 H13
1313 C1	3221 H13
1314 C1	3222 H13
1315 C1	3223 H13
1316 C1	3224 H13
1317 C1	3225 H13
1318 C1	3226 H13
1319 C1	3227 H13
1320 C1	3228 H13
1321 C1	3229 H13
1322 C1	3230 H13
1323 C1	3231 H13
1324 C1	3232 H13
1325 C1	3233 H13
1326 C1	3234 H13
1327 C1	3235 H13
1328 C1	3236 H13
1329 C1	3237 H13
1330 C1	3238 H13
1331 C1	3239 H13
1332 C1	3240 H13
1333 C1	3241 H13
1334 C1	3242 H13
1335 C1	3243 H13
1336 C1	3244 H13
1337 C1	3245 H13
1338 C1	3246 H13
1339 C1	3247 H13
1340 C1	3248 H13
1341 C1	3249 H13
1342 C1	3250 H13
1343 C1	3251 H13
1344 C1	3252 H13
1345 C1	3253 H13
1346 C1	3254 H13
1347 C1	3255 H13
1348 C1	3256 H13
1349 C1	3257 H13
1350 C1	3258 H13
1351 C1	3259 H13
1352 C1	3260 H13
1353 C1	3261 H13
1354 C1	3262 H13
1355 C1	3263 H13
1356 C1	3264 H13
1357 C1	3265 H13
1358 C1	3266 H13
1359 C1	3267 H13
1360 C1	3268 H13
1361 C1	3269 H13
1362 C1	3270 H13
1363 C1	3271 H13
1364 C1	3272 H13
1365 C1	3273 H13
1366 C1	3274 H13
1367 C1	3275 H13
1368 C1	3276 H13
1369 C1	3277 H13
1370 C1	3278 H13
1371 C1	3279 H13
1372 C1	3280 H13
1373 C1	3281 H13
1374 C1	3282 H13
1375 C1	3283 H13
1376 C1	3284 H13
1377 C1	3285 H13
1378 C1	3286 H13
1379 C1	3287 H13
1380 C1	3288 H13
1381 C1	3289 H13
1382 C1	3290 H13
1383 C1	3291 H13
1384 C1	3292 H13
1385 C1	3293 H13
1386 C1	3294 H13
1387 C1	3295 H13
1388 C1	3296 H13
1389 C1	3297 H13
1390 C1	3298 H13
1391 C1	3299 H13
1392 C1	3300 H13
1393 C1	3301 H13
1394 C1	3302 H13
1395 C1	3303 H13
1396 C1	3304 H13
1397 C1	3305 H13
1398 C1	3306 H13
1399 C1	3307 H13
1400 C1	3308 H13

TR 10003 003  
6516002

Digital Board Chrysalis 2.1: Audio PLL




TO CHRYSALIS


TR 10004\_001  
050502

- 2300 A3
- 2301 A4
- 2302 B2
- 2303 C1
- 2304 B4
- 2305 C1
- 2306 C2
- 2307 E3
- 2308 F7
- 2309 F3
- 2310 F7
- 2311 E5
- 2312 E2
- 3300 C2
- 3301 B5
- 3302 B5
- 3303 C2
- 3304 C4
- 3305 C5
- 3306 C5
- 3307 B6
- 3308 E3
- 3309 F3
- 3310 E3
- 3311 C6
- 4300 E8
- 4301 C4
- 4302 E7
- 4303 C4
- 4304 A7
- 4305 A8
- 4306 E1
- 4307 E4
- 4308 B6
- 4309 C4
- 4310 B8
- 4311 E6
- 4312 C7
- 4313 D7
- 4314 A7
- 4315 E7
- 4316 E8
- 5300 A4
- 5301 E4
- 5302 F7
- 7300-1 C7
- 7300-2 D7
- 7300-3 E6
- 7300-4 E8
- 7301 A2
- 7302 A7
- 7303 E5
- 7304 E3
- 7305 E2
- 1300 A3
- 1301 E4
- 1302 E3
- 1303 E5
- 1304 F3
- 1305 F7
- 1306 E6

### Digital Board Chrysalis 2.1: Chrysalis








Digital Board Chrysalis 2.1 : 1.8V Power



- 1500 C1
- 1501 E4
- 1502 E4
- 1503 E4
- 1504 E4
- 1505 C2
- 1506 A3
- 1507 D2
- 1508 C2
- 1509 C2
- 1510 C2
- 1511 D2
- 1512 D2
- 7500-1 A4
- 7500-2 B4
- 7501 A2
- F1501 C1
- F1502 C1
- F1505 D1
- F1506 D1
- F1509 D1
- F1510 E1
- F1512 E1
- F500 A4
- F501 A4
- F502 D1
- I500 B2
- I501 B3
- I502 A3
- I503 B3
- I504 C4
- I505 A4
- I506 B5
- I507 B5
- I508 C2
- I509 C2
- I510 C2
- I511 D2
- I512 D2




### Digital Board Chrysalis 2.1: Prog. scan DAC



1704 D18	1716 F2
1700 C2	1717 F5
1701 G1Y	1718 F7
1703 E6	1719 E4
1704 C2	1720 D4
1705 C2	1721 D4
1706 C4	1722 D2
1707 C4	1723 D2
1708 B8	1724 AXD
1709 B8	1725 AXD
1710 C10	1726 C10
1711 G1Y	1727 E10
1712 C10	1728 E10
1713 C10	1729 E10
1714 C10	1730 E10
1715 C10	1731 E10
1716 C10	1732 E10
1717 C10	1733 E10
1718 C10	1734 E10
1719 C10	1735 E10
1720 C10	1736 E10
1721 C10	1737 E10
1722 C10	1738 E10
1723 C10	1739 E10
1724 C10	1740 E10
1725 C10	1741 E10
1726 C10	1742 E10
1727 C10	1743 E10
1728 C10	1744 E10
1729 C10	1745 E10
1730 C10	1746 E10
1731 C10	1747 E10
1732 C10	1748 E10
1733 C10	1749 E10
1734 C10	1750 E10
1735 C10	1751 E10
1736 C10	1752 E10
1737 C10	1753 E10
1738 C10	1754 E10
1739 C10	1755 E10
1740 C10	1756 E10
1741 C10	1757 E10
1742 C10	1758 E10
1743 C10	1759 E10
1744 C10	1760 E10
1745 C10	1761 E10
1746 C10	1762 E10
1747 C10	1763 E10
1748 C10	1764 E10
1749 C10	1765 E10
1750 C10	1766 E10
1751 C10	1767 E10
1752 C10	1768 E10
1753 C10	1769 E10
1754 C10	1770 E10
1755 C10	1771 E10
1756 C10	1772 E10
1757 C10	1773 E10
1758 C10	1774 E10
1759 C10	1775 E10
1760 C10	1776 E10
1761 C10	1777 E10
1762 C10	1778 E10
1763 C10	1779 E10
1764 C10	1780 E10
1765 C10	1781 E10
1766 C10	1782 E10
1767 C10	1783 E10
1768 C10	1784 E10
1769 C10	1785 E10
1770 C10	1786 E10
1771 C10	1787 E10
1772 C10	1788 E10
1773 C10	1789 E10
1774 C10	1790 E10
1775 C10	1791 E10
1776 C10	1792 E10
1777 C10	1793 E10
1778 C10	1794 E10
1779 C10	1795 E10
1780 C10	1796 E10
1781 C10	1797 E10
1782 C10	1798 E10
1783 C10	1799 E10
1784 C10	1800 E10
1785 C10	1801 E10
1786 C10	1802 E10
1787 C10	1803 E10
1788 C10	1804 E10
1789 C10	1805 E10
1790 C10	1806 E10
1791 C10	1807 E10
1792 C10	1808 E10
1793 C10	1809 E10
1794 C10	1810 E10
1795 C10	1811 E10
1796 C10	1812 E10
1797 C10	1813 E10
1798 C10	1814 E10
1799 C10	1815 E10
1800 C10	1816 E10

TR 10001.001  
080503


Digital Board Chrysalis 2.1: Flash SDRAM EEPROM



REF	DESCRIPTION	QTY	UNIT	REMARKS
1	SDRAM	4	MEM	MEM 16MB
2	NOR FLASH	4	MEM	MEM 16MB
3	EEPROM	4	MEM	MEM 16MB
4	SERIAL CONTROLLER	4	MEM	MEM 16MB
5	SDRAM	4	MEM	MEM 16MB
6	NOR FLASH	4	MEM	MEM 16MB
7	EEPROM	4	MEM	MEM 16MB
8	SERIAL CONTROLLER	4	MEM	MEM 16MB
9	SDRAM	4	MEM	MEM 16MB
10	NOR FLASH	4	MEM	MEM 16MB
11	EEPROM	4	MEM	MEM 16MB
12	SERIAL CONTROLLER	4	MEM	MEM 16MB
13	SDRAM	4	MEM	MEM 16MB
14	NOR FLASH	4	MEM	MEM 16MB
15	EEPROM	4	MEM	MEM 16MB
16	SERIAL CONTROLLER	4	MEM	MEM 16MB
17	SDRAM	4	MEM	MEM 16MB
18	NOR FLASH	4	MEM	MEM 16MB
19	EEPROM	4	MEM	MEM 16MB
20	SERIAL CONTROLLER	4	MEM	MEM 16MB
21	SDRAM	4	MEM	MEM 16MB
22	NOR FLASH	4	MEM	MEM 16MB
23	EEPROM	4	MEM	MEM 16MB
24	SERIAL CONTROLLER	4	MEM	MEM 16MB
25	SDRAM	4	MEM	MEM 16MB
26	NOR FLASH	4	MEM	MEM 16MB
27	EEPROM	4	MEM	MEM 16MB
28	SERIAL CONTROLLER	4	MEM	MEM 16MB
29	SDRAM	4	MEM	MEM 16MB
30	NOR FLASH	4	MEM	MEM 16MB
31	EEPROM	4	MEM	MEM 16MB
32	SERIAL CONTROLLER	4	MEM	MEM 16MB
33	SDRAM	4	MEM	MEM 16MB
34	NOR FLASH	4	MEM	MEM 16MB
35	EEPROM	4	MEM	MEM 16MB
36	SERIAL CONTROLLER	4	MEM	MEM 16MB
37	SDRAM	4	MEM	MEM 16MB
38	NOR FLASH	4	MEM	MEM 16MB
39	EEPROM	4	MEM	MEM 16MB
40	SERIAL CONTROLLER	4	MEM	MEM 16MB
41	SDRAM	4	MEM	MEM 16MB
42	NOR FLASH	4	MEM	MEM 16MB
43	EEPROM	4	MEM	MEM 16MB
44	SERIAL CONTROLLER	4	MEM	MEM 16MB
45	SDRAM	4	MEM	MEM 16MB
46	NOR FLASH	4	MEM	MEM 16MB
47	EEPROM	4	MEM	MEM 16MB
48	SERIAL CONTROLLER	4	MEM	MEM 16MB
49	SDRAM	4	MEM	MEM 16MB
50	NOR FLASH	4	MEM	MEM 16MB
51	EEPROM	4	MEM	MEM 16MB
52	SERIAL CONTROLLER	4	MEM	MEM 16MB
53	SDRAM	4	MEM	MEM 16MB
54	NOR FLASH	4	MEM	MEM 16MB
55	EEPROM	4	MEM	MEM 16MB
56	SERIAL CONTROLLER	4	MEM	MEM 16MB
57	SDRAM	4	MEM	MEM 16MB
58	NOR FLASH	4	MEM	MEM 16MB
59	EEPROM	4	MEM	MEM 16MB
60	SERIAL CONTROLLER	4	MEM	MEM 16MB
61	SDRAM	4	MEM	MEM 16MB
62	NOR FLASH	4	MEM	MEM 16MB
63	EEPROM	4	MEM	MEM 16MB
64	SERIAL CONTROLLER	4	MEM	MEM 16MB
65	SDRAM	4	MEM	MEM 16MB
66	NOR FLASH	4	MEM	MEM 16MB
67	EEPROM	4	MEM	MEM 16MB
68	SERIAL CONTROLLER	4	MEM	MEM 16MB
69	SDRAM	4	MEM	MEM 16MB
70	NOR FLASH	4	MEM	MEM 16MB
71	EEPROM	4	MEM	MEM 16MB
72	SERIAL CONTROLLER	4	MEM	MEM 16MB
73	SDRAM	4	MEM	MEM 16MB
74	NOR FLASH	4	MEM	MEM 16MB
75	EEPROM	4	MEM	MEM 16MB
76	SERIAL CONTROLLER	4	MEM	MEM 16MB
77	SDRAM	4	MEM	MEM 16MB
78	NOR FLASH	4	MEM	MEM 16MB
79	EEPROM	4	MEM	MEM 16MB
80	SERIAL CONTROLLER	4	MEM	MEM 16MB
81	SDRAM	4	MEM	MEM 16MB
82	NOR FLASH	4	MEM	MEM 16MB
83	EEPROM	4	MEM	MEM 16MB
84	SERIAL CONTROLLER	4	MEM	MEM 16MB
85	SDRAM	4	MEM	MEM 16MB
86	NOR FLASH	4	MEM	MEM 16MB
87	EEPROM	4	MEM	MEM 16MB
88	SERIAL CONTROLLER	4	MEM	MEM 16MB
89	SDRAM	4	MEM	MEM 16MB
90	NOR FLASH	4	MEM	MEM 16MB
91	EEPROM	4	MEM	MEM 16MB
92	SERIAL CONTROLLER	4	MEM	MEM 16MB
93	SDRAM	4	MEM	MEM 16MB
94	NOR FLASH	4	MEM	MEM 16MB
95	EEPROM	4	MEM	MEM 16MB
96	SERIAL CONTROLLER	4	MEM	MEM 16MB
97	SDRAM	4	MEM	MEM 16MB
98	NOR FLASH	4	MEM	MEM 16MB
99	EEPROM	4	MEM	MEM 16MB
100	SERIAL CONTROLLER	4	MEM	MEM 16MB


TH 10098, 001  
02/06/02

### Digital Board Chrysalis 2.1: Video IO



1000 E11	5014 F10
1000 E12	5014 F11
1000 E13	5014 F12
1000 E14	5014 F13
1000 E15	5014 F14
1000 E16	5014 F15
1000 E17	5014 F16
1000 E18	5014 F17
1000 E19	5014 F18
1000 E20	5014 F19
1000 E21	5014 F20
1000 E22	5014 F21
1000 E23	5014 F22
1000 E24	5014 F23
1000 E25	5014 F24
1000 E26	5014 F25
1000 E27	5014 F26
1000 E28	5014 F27
1000 E29	5014 F28
1000 E30	5014 F29
1000 E31	5014 F30
1000 E32	5014 F31
1000 E33	5014 F32
1000 E34	5014 F33
1000 E35	5014 F34
1000 E36	5014 F35
1000 E37	5014 F36
1000 E38	5014 F37
1000 E39	5014 F38
1000 E40	5014 F39
1000 E41	5014 F40
1000 E42	5014 F41
1000 E43	5014 F42
1000 E44	5014 F43
1000 E45	5014 F44
1000 E46	5014 F45
1000 E47	5014 F46
1000 E48	5014 F47
1000 E49	5014 F48
1000 E50	5014 F49
1000 E51	5014 F50
1000 E52	5014 F51
1000 E53	5014 F52
1000 E54	5014 F53
1000 E55	5014 F54
1000 E56	5014 F55
1000 E57	5014 F56
1000 E58	5014 F57
1000 E59	5014 F58
1000 E60	5014 F59
1000 E61	5014 F60
1000 E62	5014 F61
1000 E63	5014 F62
1000 E64	5014 F63
1000 E65	5014 F64
1000 E66	5014 F65
1000 E67	5014 F66
1000 E68	5014 F67
1000 E69	5014 F68
1000 E70	5014 F69
1000 E71	5014 F70
1000 E72	5014 F71
1000 E73	5014 F72
1000 E74	5014 F73
1000 E75	5014 F74
1000 E76	5014 F75
1000 E77	5014 F76
1000 E78	5014 F77
1000 E79	5014 F78
1000 E80	5014 F79
1000 E81	5014 F80
1000 E82	5014 F81
1000 E83	5014 F82
1000 E84	5014 F83
1000 E85	5014 F84
1000 E86	5014 F85
1000 E87	5014 F86
1000 E88	5014 F87
1000 E89	5014 F88
1000 E90	5014 F89
1000 E91	5014 F90
1000 E92	5014 F91
1000 E93	5014 F92
1000 E94	5014 F93
1000 E95	5014 F94
1000 E96	5014 F95
1000 E97	5014 F96
1000 E98	5014 F97
1000 E99	5014 F98
1000 E100	5014 F99
1000 E101	5014 F100


Digital Board Chrysalis 2.1: VIPs



1000 B2	1000 B2
1001 C0	1001 C0
1001 C1	1001 C1
1001 C2	1001 C2
1001 C3	1001 C3
1001 C4	1001 C4
1001 C5	1001 C5
1001 C6	1001 C6
1001 C7	1001 C7
1001 C8	1001 C8
1001 C9	1001 C9
1001 D0	1001 D0
1001 D1	1001 D1
1001 D2	1001 D2
1001 D3	1001 D3
1001 D4	1001 D4
1001 D5	1001 D5
1001 D6	1001 D6
1001 D7	1001 D7
1001 D8	1001 D8
1001 D9	1001 D9
1001 E0	1001 E0
1001 E1	1001 E1
1001 E2	1001 E2
1001 E3	1001 E3
1001 E4	1001 E4
1001 E5	1001 E5
1001 E6	1001 E6
1001 E7	1001 E7
1001 E8	1001 E8
1001 E9	1001 E9
1001 F0	1001 F0
1001 F1	1001 F1
1001 F2	1001 F2
1001 F3	1001 F3
1001 F4	1001 F4
1001 F5	1001 F5
1001 F6	1001 F6
1001 F7	1001 F7
1001 F8	1001 F8
1001 F9	1001 F9
1001 G0	1001 G0
1001 G1	1001 G1
1001 G2	1001 G2
1001 G3	1001 G3
1001 G4	1001 G4
1001 G5	1001 G5
1001 G6	1001 G6
1001 G7	1001 G7
1001 G8	1001 G8
1001 G9	1001 G9
1001 H0	1001 H0
1001 H1	1001 H1
1001 H2	1001 H2
1001 H3	1001 H3
1001 H4	1001 H4
1001 H5	1001 H5
1001 H6	1001 H6
1001 H7	1001 H7
1001 H8	1001 H8
1001 H9	1001 H9
1001 I0	1001 I0
1001 I1	1001 I1
1001 I2	1001 I2
1001 I3	1001 I3
1001 I4	1001 I4
1001 I5	1001 I5
1001 I6	1001 I6
1001 I7	1001 I7
1001 I8	1001 I8
1001 I9	1001 I9

TR10701.001  
000004


Layout Digital Board Chrysalis 2.1 (Top View)



TR-09012-001  
160401

06916	D1	2702	A3	3164	D3	2103	C2	2119	A1	4407	B2
06915	D2	2711	A4	3167	D4	2104	D2	2127	A2	4102	A3
1007	A3	2714	A5	3168	D5	2105	D3	2128	A3	4103	A4
1100	C3	2722	A6	3170	D6	2106	D4	2129	A4	4128	A2
1102	C4	2723	A7	3172	D7	2107	D5	2130	A5	4129	A3
1104	A2	2724	A8	3175	D8	2108	D6	2131	A6	4130	A4
1105	A4	2725	A9	3176	D9	2109	D7	2132	A7	4131	A5
1106	B3	2726	A10	3178	D10	2110	D8	2133	A8	4132	C3
1200	A1	2729	A11	3180	D11	2111	C3	2134	A9	4133	C4
1201	A1	2733	D2	3204	B1	2112	C4	2135	A10	4134	C1
1400	C1	2835	D2	3206	B2	2113	C5	2136	A11	4135	C2
1400	C1	2835	D3	3208	B3	2114	C6	2137	B1	4136	C3
1505	B3	2801	A3	3209	B4	2115	C7	2138	B2	4137	C4
1505	B3	2802	A4	3210	B5	2116	C8	2139	B3	4138	C5
1601	A2	2803	A5	3211	B6	2117	C9	2140	B4	4139	C6
1601	A2	2804	A6	3212	B7	2118	C10	2141	B5	4140	C7
1604	A3	2805	A7	3213	B8	2119	C11	2142	B6	4141	C8
1604	A3	2806	A8	3214	B9	2120	C12	2143	B7	4142	C9
1604	A3	2807	A9	3215	B10	2121	C13	2144	B8	4143	C10
1604	A3	2808	A10	3216	B11	2122	C14	2145	B9	4144	C11
1604	A3	2809	A11	3217	B12	2123	C15	2146	B10	4145	C12
1604	A3	2810	A12	3218	B13	2124	C16	2147	B11	4146	C13
1604	A3	2811	A13	3219	B14	2125	C17	2148	B12	4147	C14
1604	A3	2812	A14	3220	B15	2126	C18	2149	B13	4148	C15
1604	A3	2813	A15	3221	B16	2127	C19	2150	B14	4149	C16
1604	A3	2814	A16	3222	B17	2128	C20	2151	B15	4150	C17
1604	A3	2815	A17	3223	B18	2129	C21	2152	B16	4151	C18
1604	A3	2816	A18	3224	B19	2130	C22	2153	B17	4152	C19
1604	A3	2817	A19	3225	B20	2131	C23	2154	B18	4153	C20
1604	A3	2818	A20	3226	B21	2132	C24	2155	B19	4154	C21
1604	A3	2819	A21	3227	B22	2133	C25	2156	B20	4155	C22
1604	A3	2820	A22	3228	B23	2134	C26	2157	B21	4156	C23
1604	A3	2821	A23	3229	B24	2135	C27	2158	B22	4157	C24
1604	A3	2822	A24	3230	B25	2136	C28	2159	B23	4158	C25
1604	A3	2823	A25	3231	B26	2137	C29	2160	B24	4159	C26
1604	A3	2824	A26	3232	B27	2138	C30	2161	B25	4160	C27
1604	A3	2825	A27	3233	B28	2139	C31	2162	B26	4161	C28
1604	A3	2826	A28	3234	B29	2140	C32	2163	B27	4162	C29
1604	A3	2827	A29	3235	B30	2141	C33	2164	B28	4163	C30
1604	A3	2828	A30	3236	B31	2142	C34	2165	B29	4164	C31
1604	A3	2829	A31	3237	B32	2143	C35	2166	B30	4165	C32
1604	A3	2830	A32	3238	B33	2144	C36	2167	B31	4166	C33
1604	A3	2831	A33	3239	B34	2145	C37	2168	B32	4167	C34
1604	A3	2832	A34	3240	B35	2146	C38	2169	B33	4168	C35
1604	A3	2833	A35	3241	B36	2147	C39	2170	B34	4169	C36
1604	A3	2834	A36	3242	B37	2148	C40	2171	B35	4170	C37
1604	A3	2835	A37	3243	B38	2149	C41	2172	B36	4171	C38
1604	A3	2836	A38	3244	B39	2150	C42	2173	B37	4172	C39
1604	A3	2837	A39	3245	B40	2151	C43	2174	B38	4173	C40
1604	A3	2838	A40	3246	B41	2152	C44	2175	B39	4174	C41
1604	A3	2839	A41	3247	B42	2153	C45	2176	B40	4175	C42
1604	A3	2840	A42	3248	B43	2154	C46	2177	B41	4176	C43
1604	A3	2841	A43	3249	B44	2155	C47	2178	B42	4177	C44
1604	A3	2842	A44	3250	B45	2156	C48	2179	B43	4178	C45
1604	A3	2843	A45	3251	B46	2157	C49	2180	B44	4179	C46
1604	A3	2844	A46	3252	B47	2158	C50	2181	B45	4180	C47
1604	A3	2845	A47	3253	B48	2159	C51	2182	B46	4181	C48
1604	A3	2846	A48	3254	B49	2160	C52	2183	B47	4182	C49
1604	A3	2847	A49	3255	B50	2161	C53	2184	B48	4183	C50
1604	A3	2848	A50	3256	B51	2162	C54	2185	B49	4184	C51
1604	A3	2849	A51	3257	B52	2163	C55	2186	B50	4185	C52
1604	A3	2850	A52	3258	B53	2164	C56	2187	B51	4186	C53
1604	A3	2851	A53	3259	B54	2165	C57	2188	B52	4187	C54
1604	A3	2852	A54	3260	B55	2166	C58	2189	B53	4188	C55
1604	A3	2853	A55	3261	B56	2167	C59	2190	B54	4189	C56
1604	A3	2854	A56	3262	B57	2168	C60	2191	B55	4190	C57
1604	A3	2855	A57	3263	B58	2169	C61	2192	B56	4191	C58
1604	A3	2856	A58	3264	B59	2170	C62	2193	B57	4192	C59
1604	A3	2857	A59	3265	B60	2171	C63	2194	B58	4193	C60
1604	A3	2858	A60	3266	B61	2172	C64	2195	B59	4194	C61
1604	A3	2859	A61	3267	B62	2173	C65	2196	B60	4195	C62
1604	A3	2860	A62	3268	B63	2174	C66	2197	B61	4196	C63
1604	A3	2861	A63	3269	B64	2175	C67	2198	B62	4197	C64
1604	A3	2862	A64	3270	B65	2176	C68	2199	B63	4198	C65
1604	A3	2863	A65	3271	B66	2177	C69	2200	B64	4199	C66
1604	A3	2864	A66	3272	B67	2178	C70	2201	B65	4200	C67
1604	A3	2865	A67	3273	B68	2179	C71	2202	B66	4201	C68
1604	A3	2866	A68	3274	B69	2180	C72	2203	B67	4202	C69
1604	A3	2867	A69	3275	B70	2181	C73	2204	B68	4203	C70
1604	A3	2868	A70	3276	B71	2182	C74	2205	B69	4204	C71
1604	A3	2869	A71	3277	B72	2183	C75	2206	B70	4205	C72
1604	A3	2870	A72	3278	B73	2184	C76	2207	B71	4206	C73
1604	A3	2871	A73	3279	B74	2185	C77	2208	B72	4207	C74
1604	A3	2872	A74	3280	B75	2186	C78	2209	B73	4208	C75
1604	A3	2873	A75	3281	B76	2187	C79	2210	B74	4209	C76
1604	A3	2874	A76	3282	B77	2188	C80	2211	B75	4210	C77
1604	A3	2875	A77	3283	B78	2189	C81	2212	B76	4211	C78
1604	A3	2876	A78	3284	B79	2190	C82	2213	B77	4212	C79
1604	A3	2877	A79	3285	B80	2191	C83	2214	B78	4213	C80
1604	A3	2878	A80	3286	B81	2192	C84	2215	B79	4214	C81
1604	A3	2879	A81	3287	B82	2193	C85	2216	B80	4215	C82
1604	A3	2880	A82	3288	B83	2194	C86	2217	B81	4216	C83
1604	A3	2881	A83	3289	B84	2195	C87	2218	B82	4217	C84
1604	A3	2882	A84	3290	B85	2196	C88	2219	B83	4218	C85
1604	A3	2883	A85	3291	B86	2197	C89	2220	B84	4219	C86
1604	A3	2884	A86	3292	B87	2198	C90	2221	B85	4220	C87
1604	A3	2885	A87	3293	B88	2199	C91	2222	B86	4221	C88
1604	A3	2886	A88	3294	B89	2200	C92	2223	B87	4222	C89
1604	A3	2887	A89	3295	B90	2201	C93	2224	B88	4223	C90
1604	A3	2888	A90	3296	B91	2202	C94	2225	B89	4224	C91
1604	A3	2889	A91	3297	B92	2203	C95	2226	B90	4225	C92
1604	A3	2890	A92	3298	B93	2204	C96	2227	B91	4226	C93
1604	A3	2891	A93	3299	B94	2205	C97	2228	B92	4227	C94
1604	A3	2892	A94	3300	B95	2206	C98	2229	B93	4228	C95
1604	A3	2893	A95	3301	B96	2207	C99	2230	B94	4229	C96
1604	A3	2894	A96	3302	B97	2208	C100	2231	B95	4230	C97
1604	A3	2895	A97	3303	B98	2209	C101	2232	B96	4231	C98
1604	A3	2896	A98	3304	B99	2210	C102	2233	B97	4232	C99
1604	A3	2897	A99	3305	B100	2211	C103	2234	B98	4233	C100
1604	A3	2898	A100	3306	B101	2212	C104	2235	B99	4234	C101
1604	A3	2899	A101	3307	B102	2213	C105	2236	B100	4235	C102
1604	A3	2900	A102	3308	B103	2214	C106	2237	B101	4236	C103
1604	A3	2901	A103	3309	B104	2215	C107	2238	B102	4237	C104
1604	A3	2902	A104	3310	B105	2216	C108	2239	B103	4238	C105
1604	A3	2903	A105	3311	B106	2217	C109	2240	B104	4239	

Layout Digital Board Chrysalis 2.1 (Bottom View)





1000	B1	3007	B1	3291	B2	3955	A2	7107	B5
1201	A3	3009	A1	3293	B3	4003	B1	7109	A4
1401	C3	3011	B1	3315	A2	4004	B1	7111	B1
1506	C1	3012	B1	3320	A2	4101	D1	7112	B1
1507	C1	3014	B1	3329	A2	4110	B7	7105	B5
2004	B1	3020	B1	3400	D2	4110	B7	7500	C1
2006	B1	3021	A2	3409	C2	4111	B1	7501	C1
2006	B1	3022	B1	3413	C3	4113	B3	7702	A2
2007	C1	3024	A1	3414	C3	4115	B5	7802	C1
2008	C1	3025	A1	3417	C3	4116	C3	7803	C1
2008	B1	3026	A1	3418	C3	4117	B2	7804	C1
2010	B1	3028	B1	3419	C3	4118	C3	7805	C1
2010	B1	3029	A2	3422	C3	4121	B2	7806	C1
2011	B1	3030	B3	3433	C3	4203	A2	7808	C1
2012	C1	3031	B3	3434	C3	4204	A2	7809	D2
2012	C1	3032	B3	3435	C3	4305	B3	7810	D2
2013	C1	3033	B1	3436	C3	4314	B3	7811	D1
2016	A1	3035	B3	3437	C3	4401	C3	7812	D2
2017	A1	3036	B3	3438	C3	4402	C3	7813	D2
2018	A1	3037	B1	3439	C3	4403	C3	7814	D1
2019	B1	3038	B1	3442	C3	4404	C3	7902	A2
2020	B1	3039	B1	3443	C3	4500	C1	7905	A2
2021	B1	3040	A1	3444	C3	4701	A1	7906	A1
2022	B1	3041	A2	3445	C3	4800	C1	7909	A1
2024	B1	3042	B1	3446	C3	4802	C1	7910	A1
2024	B1	3043	B1	3447	C3	4803	D1		
2025	B1	3044	B1	3448	C3	4805	D1		
2025	B1	3045	B1	3449	C3	4806	D1		
2028	B1	3046	C1	3450	C1	4807	D1		
2028	B1	3047	C1	3503	D1	4808	C1		
2028	B1	3048	C1	3504	D1	4809	C1		
2028	B1	3049	A1	3505	D1	4810	C1		
2028	B1	3050	B1	3506	D1	4811	C1		
2028	B1	3051	B1	3507	A1	4812	C1		
2028	B1	3052	B1	3508	A1	4813	D2		
2028	B1	3053	B1	3509	A2	4814	D2		
2028	B1	3054	B1	3510	A2	4815	D2		
2028	B1	3055	B3	3511	A2	4816	D2		
2028	B1	3056	B3	3512	A2	4817	D2		
2028	B1	3057	B1	3513	A2	4818	D2		
2028	B1	3058	B1	3514	A2	4819	D1		
2028	B1	3059	A1	3515	A2	4820	D1		
2028	B1	3060	B1	3516	A2	4821	D1		
2028	B1	3061	B1	3517	A2	4822	D1		
2028	B1	3062	B1	3518	A2	4823	D1		
2028	B1	3063	B1	3519	A2	4824	D1		
2028	B1	3064	B1	3520	A2	4825	D1		
2028	B1	3065	B1	3521	A2	4826	D1		
2028	B1	3066	B1	3522	A2	4827	D1		
2028	B1	3067	B1	3523	A2	4828	D1		
2028	B1	3068	B1	3524	A2	4829	D1		
2028	B1	3069	B1	3525	A2	4830	D1		
2028	B1	3070	B1	3526	A2	4831	D1		
2028	B1	3071	B1	3527	A2	4832	D1		
2028	B1	3072	B1	3528	A2	4833	D1		
2028	B1	3073	B1	3529	A2	4834	D1		
2028	B1	3074	B1	3530	A2	4835	D1		
2028	B1	3075	B1	3531	A2	4836	D1		
2028	B1	3076	B1	3532	A2	4837	D1		
2028	B1	3077	B1	3533	A2	4838	D1		
2028	B1	3078	B1	3534	A2	4839	D1		
2028	B1	3079	B1	3535	A2	4840	D1		
2028	B1	3080	B1	3536	A2	4841	D1		
2028	B1	3081	B1	3537	A2	4842	D1		
2028	B1	3082	B1	3538	A2	4843	D1		
2028	B1	3083	B1	3539	A2	4844	D1		
2028	B1	3084	B1	3540	A2	4845	D1		
2028	B1	3085	B1	3541	A2	4846	D1		
2028	B1	3086	B1	3542	A2	4847	D1		
2028	B1	3087	B1	3543	A2	4848	D1		
2028	B1	3088	B1	3544	A2	4849	D1		
2028	B1	3089	B1	3545	A2	4850	D1		
2028	B1	3090	B1	3546	A2	4851	D1		
2028	B1	3091	B1	3547	A2	4852	D1		
2028	B1	3092	B1	3548	A2	4853	D1		
2028	B1	3093	B1	3549	A2	4854	D1		
2028	B1	3094	B1	3550	A2	4855	D1		
2028	B1	3095	B1	3551	A2	4856	D1		
2028	B1	3096	B1	3552	A2	4857	D1		
2028	B1	3097	B1	3553	A2	4858	D1		
2028	B1	3098	B1	3554	A2	4859	D1		
2028	B1	3099	B1	3555	A2	4860	D1		
2028	B1	3100	B1	3556	A2	4861	D1		
2028	B1	3101	B1	3557	A2	4862	D1		
2028	B1	3102	B1	3558	A2	4863	D1		
2028	B1	3103	B1	3559	A2	4864	D1		
2028	B1	3104	B1	3560	A2	4865	D1		
2028	B1	3105	B1	3561	A2	4866	D1		
2028	B1	3106	B1	3562	A2	4867	D1		
2028	B1	3107	B1	3563	A2	4868	D1		
2028	B1	3108	B1	3564	A2	4869	D1		
2028	B1	3109	B1	3565	A2	4870	D1		
2028	B1	3110	B1	3566	A2	4871	D1		
2028	B1	3111	B1	3567	A2	4872	D1		
2028	B1	3112	B1	3568	A2	4873	D1		
2028	B1	3113	B1	3569	A2	4874	D1		
2028	B1	3114	B1	3570	A2	4875	D1		
2028	B1	3115	B1	3571	A2	4876	D1		
2028	B1	3116	B1	3572	A2	4877	D1		
2028	B1	3117	B1	3573	A2	4878	D1		
2028	B1	3118	B1	3574	A2	4879	D1		
2028	B1	3119	B1	3575	A2	4880	D1		
2028	B1	3120	B1	3576	A2	4881	D1		
2028	B1	3121	B1	3577	A2	4882	D1		
2028	B1	3122	B1	3578	A2	4883	D1		
2028	B1	3123	B1	3579	A2	4884	D1		
2028	B1	3124	B1	3580	A2	4885	D1		
2028	B1	3125	B1	3581	A2	4886	D1		
2028	B1	3126	B1	3582	A2	4887	D1		
2028	B1	3127	B1	3583	A2	4888	D1		
2028	B1	3128	B1	3584	A2	4889	D1		
2028	B1	3129	B1	3585	A2	4890	D1		
2028	B1	3130	B1	3586	A2	4891	D1		
2028	B1	3131	B1	3587	A2	4892	D1		
2028	B1	3132	B1	3588	A2	4893	D1		
2028	B1	3133	B1	3589	A2	4894	D1		
2028	B1	3134	B1	3590	A2	4895	D1		
2028	B1	3135	B1	3591	A2	4896	D1		
2028	B1	3136	B1	3592	A2	4897	D1		
2028	B1	3137	B1	3593	A2	4898	D1		
2028	B1	3138	B1	3594	A2	4899	D1		
2028	B1	3139	B1	3595	A2	4900	D1		
2028	B1	3140	B1	3596	A2	4901	D1		
2028	B1	3141	B1	3597	A2	4902	D1		
2028	B1	3142	B1	3598	A2	4903	D1		
2028	B1	3143	B1	3599	A2	4904	D1		
2028	B1	3144	B1	3600	A2	4905	D1		
2028	B1	3145	B1	3601	A2	4906	D1		
2028	B1	3146	B1	3602	A2	4907	D1		
2028	B1	3147	B1	3603	A2	4908	D1		
2028	B1	3148	B1	3604	A2	4909	D1		
2028	B1	3149	B1	3605	A2	4910	D1		
2028	B1	3150	B1	3606	A2	4911	D1		
2028	B1	3151	B1	3607	A2	4912	D1		
2028	B1	3152	B1	3608	A2	4913	D1		
2028	B1	3153	B1	3609	A2	4914	D1		
2028	B1	3154	B1	3610	A2	4915	D1		
2028	B1	3155	B1	3611	A2	4916	D1		
2028	B1	3156	B1	3612	A2	4917	D1		
2028	B1	3157	B1	3613	A2	4918	D1		
2028	B1	3158	B1	3614	A2	4919	D1		
2028	B1	3159	B1	3615	A2	4920	D1		
2028	B1	3160	B1	3616	A2	4921	D1		
2028	B1	3161	B1	3617	A2	4922	D1		
2028	B1	3162	B1	3618	A2	4923	D1		
2028	B1	3163	B1	3619	A2	4924	D1		
2028	B1	3164	B1	3620	A2	4925	D1		
2028	B1	3165	B1	3621	A2	4926	D1		
2028	B1	3166	B1	3622	A2	4927	D1		
2028	B1	3167	B1	3623	A2	4928	D1		
2028	B1	3168	B1	3624	A2	4929	D1		
2028	B1	3169	B1	3625	A2	4930	D1		
2028	B1	3170	B1	3626	A2	4931	D1		
2028	B1	3171	B1	3627	A2	4932	D1		
2028	B1	3172	B1	3628	A2	4933	D1		
2028	B1	3173	B1	3629	A2	4934	D1		
2028	B1	3174	B1	3630	A2	4935	D1		
2028	B1	3175	B1	3631	A2	4936	D1		
2028	B1	3176	B1	3632	A2	4937	D1		
2028	B1	3177	B1	3633	A2	4938	D1		
2028	B1	3178	B1	3634	A2	4939	D1		

1


2 11 12

2 3



2

1 5



4 6 11

TR 11007\_001  
170603


- C103 B4
- C106 D3
- C20 D5
- C21 D5
- C22 D5
- C23 D5
- C24 D4
- C25 D4
- C26 D4
- C27 D4
- C28 D4
- C29 D4
- C30 D4
- C32 D3
- C33 D3
- C34 D3
- C35 D3
- C39 D2
- C40 D2
- C41 D2
- C42 C2
- C43 C1
- C44 C1
- C45 C1
- C46 C1
- C47 C1
- C48 C4
- C49 B1
- C50 A3
- C51 B3
- C52 B3
- C53 B5
- C54 A1
- C55 A2
- C56 A3
- L3 B3
- Q2 D1
- Q3 D1
- Q4 D1
- Q5 A3
- Q6 A3
- Q7 A1
- Q8 A1
- Q9 A3
- R13 D4
- R15 D4
- R16 D1
- R17 D1
- R18 D1
- R21 C1
- R22 C1
- R23 C1
- R24 C1
- R25 C2
- R26 B2
- R27 B2
- R28 B2
- R29 B4
- R30 B1
- R31 B1
- R32 B3
- R33 B5
- R34 A3
- R35 A3
- R36 A1
- R37 A1
- R38 A3
- R39 A3
- R40 A5
- R41 A2
- R42 A1
- R43 A3
- R44 A1
- R46 A2
- R60 D3
- R61 D3
- TP1 D3
- TP3 B2
- TP4 B2
- U2 C3
- U3 C1
- U33 B4
- U4A C5
- U4B C5
- U4C B5
- U4D A2
- U5 B1
- U6 B5
- Y6 D3



EPG Board: Memory

3

1








- C57 B3
- C58 B2
- C59 B4
- C60 B4
- C61 B4
- C62 B4
- C63 B4
- C64 B4
- R172 C2
- R173 B2
- R174 C3
- R175 B3
- R48 C4
- R49 C4
- R50 C4
- R51 C4
- U7 C4
- U8 C3
- U9 C2

TR:11008\_001  
170603

4

6 11 12






3 7 8

- C2 C4
- C3 C4
- C430 B2
- C431 B2
- C66 C5
- C67 C3
- C68 C3
- C70 B3
- C71 C5
- Q47 B2
- Q48 B2
- R185 B2
- R186 B2
- R187 B2
- R188 B2
- R45 C4
- R52 C4
- R53 B4
- R54 C4
- R55 C4
- R56 C3
- R58 B3
- R59 B3
- R62 B3
- TP6 C2
- TP7 C2
- TP8 C2
- U10 C3
- U50 C4

TIR 11099\_001  
1709G3AW


EPG Board: C-Sync Separator for data Capture

5



11

2




- C36 B3
- C72 C4
- C73 C4
- C74 C3
- C75 C4
- C76 B3
- C77 B3
- C78 B3
- I4 C4
- Q18 C4
- Q19 C2
- Q20 B3
- Q21 B3
- Q22 B3
- Q23 B2
- R71 C3
- R72 C2
- R73 C4
- R74 C4
- R75 C3
- R76 C4
- R77 C3
- R78 C2
- R79 B3
- R80 B3
- R81 B3
- R82 B2
- R83 B2
- R84 B3
- R85 B3
- R86 B3
- R87 B2
- TP10 C2
- TP9 B4

TR 11010304  
- 13003

6

2 3 11

C100 B2	C89 B4	O26 B2
C101 B3	C90 B4	R100 B4
C102 B3	C91 B3	R88 C4
C200 B4	C92 B2	R89 C4
C201 B4	C93 B3	R90 C4
C202 B3	C94 B2	R91 C2
C79 C4	C95 B4	R92 C2
C80 C4	C96 B3	R93 C2
C81 C4	C97 B4	R94 C4
C82 C4	C98 B4	R95 B2
C83 C4	C99 B4	R96 B2
C84 C4	L15 B4	R97 B4
C85 C2	L5 B2	R98 B2
C86 C2	L6 B2	R99 B4
C87 C2	O24 B2	U11 B3
C88 C4	O25 B2	Y4 B3




7 8 9 10

EPG Board: Sync Adder for Y


7

2 6 12




- C116 C3
- C117 C2
- C118 B3
- C119 B2
- C203 C4
- Q10 B3
- Q27 C3
- R101 C3
- R102 C3
- R104 C3
- R105 C3
- R106 C3
- R107 C4
- R108 C3
- R68 B3
- R69 B3
- R70 B3
- U13 C3

10




REF: 11073\_001  
1/10/03

8



4 6 12





11

EPG Board: Analogue Switches for CVBS, Y, C, RGB

9

6 11 12

11




- C132 D2
- C137 C2
- C138 C2
- C141 B4
- C143 B4
- C148 B2
- C149 B2
- C152 B4
- C153 B4
- C155 A2
- C156 A2
- C157 A4
- C158 A4
- C178 D3
- C179 D3
- C180 C3
- C181 C3
- C182 D3
- C183 D3
- C28 C2
- C29 C3
- C31 C3
- C32 B4
- C34 B2
- C35 C3
- C36 C3
- C37 B4
- C39 A2
- C40 A3
- C41 A3
- C42 A4
- R11 C3
- R113 D4
- R114 D4
- R115 D4
- R116 D4
- R117 D3
- R118 C4
- R119 C4
- R12 C3
- R120 C3
- R121 C3
- R122 C3
- R123 D3
- R124 C3
- R125 A3
- R127 C3
- R128 B4
- R129 B4
- R130 B2
- R131 B2
- R132 C3
- R133 B4
- R137 B4
- R138 B4
- R139 B2
- R140 B2
- R141 C3
- R144 B4
- R146 A4
- R147 A4
- R148 A2
- R149 A2
- R150 A3
- R151 A4
- U15 D2
- U16 C3
- U18 C3
- U19 A3

TR: EN191\_001  
TDR001


10

6 7 11 12

11




- C104 C3
- C107 D3
- C109 D3
- C151 B3
- C188 B4
- C190 B4
- C191 B4
- C192 B4
- C193 B4
- C400 C4
- C401 C4
- C402 C4
- C410 D4
- C411 D4
- C413 D4
- C414 D3
- Q30 B2
- Q33 B2
- Q38 A2
- R103 C3
- R110 D3
- R126 D2
- R134 D2
- R135 B4
- R136 B4
- R14 C3
- R142 A3
- R143 C2
- R145 A3
- R146 C2
- R160 C2
- R161 C2
- R165 B2
- R166 B2
- R167 A2
- R168 B2
- R169 B2
- R170 A2
- R178 C4
- R181 D4
- R182 C4
- R183 C4
- U138 D2
- U13C C2
- U13D C2
- U17 B3
- U42 C3





EPG Board: Connectors


11



- TP13 B3
- TP14 B3
- TP15 B3
- TP16 A3
- TP17 A3
- TP34 A3
- TP40 A2
- TP41 D3
- TP42 C3
- TP43 C3
- TP44 D3
- TP45 D3
- TP46 D3
- TP47 C3
- TP48 C3
- U20 B3
- U21 D3
- U22 B3
- U23 B3
- U24 C3
- U25 A3
- U26 A3

# 12

11



4 7 8 9 10 13




- C105 C4
- C176 C3
- O45 B3
- R159 B3
- R63 B3
- R64 C4
- R65 C4
- R66 B4
- R67 B4
- TP18 C3
- TP19 C3
- TP20 C3
- TP21 C3
- TP22 C3
- TP23 C3
- TP24 C2
- TP25 C2
- TP26 C2
- U31 C3

THE PARTS LIST  
IS ON PAGE 12

EPG Board: Power Conversion

13


12



- C159 D3
- C160 D2
- C161 D2
- C162 D2
- C163 D3
- C165 C3
- C166 C4
- C167 C3
- C168 C2
- C169 C2
- C170 C2
- C171 B3
- C172 B2
- C173 B2
- C174 B2
- C301 B4
- C302 C3
- C303 B3
- C304 A4
- C305 B3
- C306 A3
- C307 A3
- D5 D3
- D6 C3
- L1 D4
- L11 C3
- L12 D3
- L13 C3
- L14 A3
- L9 D3
- Q43 D4
- Q44 C4
- R152 C4
- R153 D4
- R154 C4
- R155 C3
- R156 C4
- R157 C4
- R158 C3
- R162 B3
- R163 B3
- TP27 D2
- TP28 D2
- TP29 C2
- TP30 C2
- TP31 B2
- TP32 A2
- U27 D2
- U28 D3
- U29 C2
- U30 B2
- U40 C3
- U41 A3

TR17011A00  
1/000

Layout EPG Board (Top View)




21st Mar 2003  
EPG Module V3.6  
GUIDE Plus+ Europe

Isenstar Technology  
Development Ltd.  
© 2003 All Rights Reserved.

TR 11019\_001  
200603

- |         |         |         |        |
|---------|---------|---------|--------|
| C10 D3  | C67 D2  | R12 B3  | U33 D2 |
| C10 A1  | C63 D1  | R121 B2 | U40 C1 |
| C103 D2 | C64 D1  | R122 B2 | SW1 D1 |
| C104 A4 | C66 B2  | R123 B2 | Y5 B2  |
| C105 B1 | C67 B2  | R124 B3 | Y6 C3  |
| C106 B1 | C68 B2  | R135 A4 |        |
| C107 A4 | C7 A1   | R136 A4 |        |
| C108 C3 | C70 B2  | R142 A4 |        |
| C109 A4 | C71 B2  | R143 A4 |        |
| C11 D2  | C72 C2  | R145 A4 |        |
| C116 A4 | C75 B2  | R159 B1 |        |
| C117 A4 | C79 B3  | R160 A4 |        |
| C119 A4 | C8 A1   | R161 A4 |        |
| C12 D3  | C90 B3  | R164 A4 |        |
| C120 B2 | C81 B3  | R165 A3 |        |
| C121 B2 | C95 B4  | R166 A3 |        |
| C127 B2 | D1 A1   | R169 A3 |        |
| C129 B2 | D2 A1   | R170 A4 |        |
| C13 D2  | D3 A1   | R170 A2 |        |
| C132 B2 | D4 A1   | R171 B2 |        |
| C137 A3 | D5 B1   | R176 B1 |        |
| C14 D2  | D6 C1   | R177 B1 |        |
| C140 B3 | L11 C1  | R179 D3 |        |
| C143 A3 | L14 A4  | R181 A3 |        |
| C15 D2  | L15 B3  | R182 A3 |        |
| C150 B3 | L3 C3   | R183 A4 |        |
| C153 B3 | L4 C2   | R185 B2 |        |
| C155 B3 | L5 B3   | R189 D2 |        |
| C163 B1 | L6 B3   | R25 C3  |        |
| C166 B1 | L7 B2   | R26 C3  |        |
| C17 C2  | L8 B2   | R27 C3  |        |
| C176 B1 | L9 B1   | R29 B3  |        |
| C179 B2 | Q13 B2  | R30 B3  |        |
| C18 C2  | Q18 B2  | R31 B3  |        |
| C180 B2 | Q19 C2  | R32 C3  |        |
| C188 A4 | Q20 B2  | R33 C3  |        |
| C189 A4 | Q20 A3  | R34 C3  |        |
| C19 D3  | Q21 C2  | R35 C3  |        |
| C190 A4 | Q22 B2  | R36 B1  |        |
| C191 A4 | Q23 C2  | R37 B1  |        |
| C192 A4 | Q24 B4  | R38 C3  |        |
| C193 A4 | Q26 B4  | R39 C3  |        |
| C2 B2   | Q27 A4  | R40 D2  |        |
| C20 C3  | Q29 A3  | R41 B1  |        |
| C21 C2  | Q30 A3  | R42 B1  |        |
| C22 C3  | Q31 A3  | R43 C3  |        |
| C23 C3  | Q32 A3  | R44 B1  |        |
| C24 C3  | Q33 A3  | R46 B1  |        |
| C25 C3  | Q34 B3  | R47 A1  |        |
| C26 C3  | Q35 B3  | R5 D2   |        |
| C27 C3  | Q36 B3  | R52 B2  |        |
| C29 C3  | Q37 B3  | R53 B2  |        |
| C3 B2   | Q38 A3  | R54 B2  |        |
| C30 C3  | Q39 B3  | R55 B2  |        |
| C302 C1 | Q40 B3  | R58 B2  |        |
| C304 A4 | Q40 B2  | R59 B2  |        |
| C306 A4 | Q41 B3  | R6 A1   |        |
| C31 C3  | Q42 B3  | R60 C3  |        |
| C32 C3  | Q45 B1  | R61 C3  |        |
| C33 C3  | Q46 B1  | R63 B1  |        |
| C34 C3  | Q47 B2  | R74 B2  |        |
| C35 C3  | Q5 C3   | R8 A1   |        |
| C4 D2   | Q6 C3   | R9 A1   |        |
| C400 B4 | Q7 B1   | R91 B4  |        |
| C401 A3 | Q8 B1   | R92 B4  |        |
| C402 A3 | Q9 C3   | R93 B4  |        |
| C410 A3 | R100 B3 | R96 B4  |        |
| C411 A3 | R101 A4 | R98 B4  |        |
| C413 B3 | R102 A4 | U11 B4  |        |
| C414 A3 | R103 B4 | U16 A3  |        |
| C430 B2 | R104 A4 | U18 B3  |        |
| C431 B2 | R105 A4 | U19 B3  |        |
| C49 B3  | R108 A4 | U20 B1  |        |
| C50 C3  | R11 B2  | U20 A1  |        |
| C51 C3  | R111 B2 | U21 A1  |        |
| C52 C3  | R112 B2 | U22 A1  |        |
| C54 B1  | R113 B2 | U23 A1  |        |
| C55 B1  | R114 B2 | U24 A2  |        |
| C56 C3  | R115 B2 | U25 C1  |        |
| C59 C2  | R116 B2 | U26 B1  |        |
| C60 D2  | R118 B2 | U29 C1  |        |
| C61 D2  | R119 B2 | U30 C1  |        |

Layout EPG Board (Bottom View)



C100 B1	Q43 B4	R78 C3
C101 B1	Q44 B4	R79 B3
C102 B1	R1 D4	R80 C3
C110 A1	R10 C3	R81 C3
C122 B2	R104 A1	R82 C3
C123 B2	R109 B3	R83 C3
C124 B2	R110 A1	R84 B3
C125 B2	R117 B3	R85 B3
C126 B3	R120 B3	R86 B3
C128 B3	R125 B2	R87 C3
C138 A2	R126 A1	R88 B1
C141 A2	R127 B2	R89 B1
C149 B2	R128 A2	R90 B1
C151 A1	R129 A2	R94 B1
C152 B2	R13 C2	R97 B1
C156 B2	R130 A2	R99 B1
C157 B2	R131 A2	U1 D3
C159 B4	R132 A2	U10 B3
C160 B4	R133 A2	U13 A1
C161 B3	R134 A2	U14 B3
C162 B3	R137 B2	U15 B3
C165 B4	R138 B2	U17 A1
C167 C4	R139 B2	U2 C2
C168 C3	R14 A1	U27 B4
C169 C4	R140 B2	U3 C1
C170 C3	R141 B2	U31 B4
C171 C4	R144 B2	U4 D2
C172 C3	R146 B2	U41 A1
C173 C4	R147 B2	U42 A1
C174 C3	R148 B2	U5 B2
C181 B3	R149 B2	U50 B3
C182 B3	R15 C3	U6 D2
C183 B3	R150 B2	U7 D3
C200 B1	R151 B2	U8 D1
C201 B1	R152 C4	U9 D1
C202 B1	R153 B4	TP1 D2
C303 C4	R154 B4	TP10 C3
C305 A1	R155 B4	TP11 B2
C307 A1	R156 B4	TP12 B2
C36 B3	R157 B4	TP13 A4
C39 B1	R158 B4	TP14 A4
C40 B1	R15 B1	TP15 A4
C41 B1	R162 C4	TP16 C4
C42 C1	R163 C4	TP17 C4
C43 C1	R17 B1	TP18 B4
C44 C1	R172 D1	TP19 B3
C45 C1	R173 D1	TP2 D4
C46 C1	R174 D1	TP20 B3
C47 C1	R175 D1	TP21 B3
C48 C2	R18 B1	TP22 B4
C5 D2	R186 B3	TP23 B2
C53 C2	R187 B3	TP24 A1
C57 D1	R188 B3	TP25 B4
C58 D1	R19 C3	TP26 B4
C6 D4	R2 D4	TP27 B3
C73 C3	R20 C3	TP28 B3
C74 B3	R21 C1	TP29 C3
C76 C3	R22 C1	TP3 B2
C77 B3	R23 C1	TP30 C3
C78 B3	R24 C1	TP31 C3
C82 B1	R28 C1	TP32 A1
C83 B1	R4 C2	TP33 C2
C84 B1	R45 B3	TP34 C4
C85 B1	R46 D3	TP35 D2
C86 B1	R49 D3	TP37 D2
C87 B1	R50 D4	TP38 C3
C88 B1	R51 C4	TP4 B2
C89 B1	R56 B3	TP40 B4
C90 B1	R57 D4	TP41 A3
C91 B1	R62 B3	TP42 B3
C92 B1	R64 B4	TP43 B3
C93 B1	R65 B4	TP44 A4
C94 B1	R66 C4	TP45 A4
C96 B1	R67 C4	TP46 A3
C97 B1	R68 A1	TP47 A3
C98 B1	R69 A1	TP48 B3
C99 B1	R7 C3	TP5 C2
L1 B4	R70 A1	TP6 B3
L12 B4	R71 C3	TP7 B3
L13 C3	R72 C3	TP8 B3
Q1 D4	R73 B3	TP9 B3
Q10 A1	R75 B3	
Q2 B1	R76 B3	
Q3 B1	R77 C3	
Q4 B1		

TR 11020\_001  
230603




## 8. Alignments

### 8.1 Alignment Instructions Analog Board

#### Test equipment:

- Dual-trace oscilloscope:
  - Voltage range : 0.001 – 50 V/div
  - Frequency : DC – 50 MHz
  - Probe : 10:1, 1:1
- DVM (Digital voltmeter)
- Frequency counter
- Sinus generator
  - Sinus : 0 – 50 MHz
- Test pattern generator

#### How to read the adjustment procedures:



#### Front End (FV)

Service tasks after replacement of IC 7710, coil L5710 and L5711:

#### 1 AFC Adjustment:

*Purpose:* Correct adjustment of demodulator AFC - circuit

*Symptom, if incorrectly set:*

Bad or disturbed TV channel reception.

#### PAL - AFC adjustment [5711]:

TP	ADJ.	MODE	INPUT
IC 7710 Pin 17 (F708)	L5711	TUNER	38.9MHz 500mV <sub>pp</sub> at Tuner 1705, Pin 11 (F710, IF-out)
DISC		MEAS.EQ.	SPEC.
		DC Voltmeter Frequ. Generator	2.5V ±0.1V

*Storage in NVRAM via command mode interface of DSW:*

After adjustment, the AFC reference value has to be stored in the NVRAM.

This reference value is 256 \* measured voltage/U<sub>cc</sub>. U<sub>cc</sub> is 5.0V.

Store the reference value via command 732, followed by the ref. value.

Example: DD-> 732 128

#### 2 HF - AGC adjustment [3724]:

Service tasks after replacement of IC 7710:

*Purpose:* Set amplifier control.

*Symptom, if incorrectly set:*

Picture jitter if input level is too low and picture distortion if input level is too high.

TP	ADJ.	MODE	INPUT
Tuner 1705 Pin 11 (F710, IF-out)	R3707	Set tuned to channel 25 503.25MHz	5mV(74dBμV) on aerial input PAL white picture, audio IF on, no modulation
DISC		MEAS.EQ.	SPEC.
		Oscilloscope Video Pattern Generator	500mV <sub>pp</sub> ±0.5dB (use a 10:1 probe)

#### 3 Attenuating the 40.4 MHz [5710]: (SECAM only)

Service tasks after replacement of coil 5710:

*Purpose:* To attenuate the band I carrier rests.

*Symptom, if incorrectly set:*

Bad picture quality when the filter attenuates the picture carrier (38.9MHz).

TP	ADJ.	MODE	INPUT
OFW 1701 Pin 1 (F709)	L5710	TUNER	40.4 MHz, 200mV <sub>pp</sub> at Tuner 1705, Pin 11 (F710, IF-out)
DISC		MEAS.EQ.	SPEC.
		Oscilloscope, Sinus Generator, Counter	adjust minimum amplitude

If the adjustment is correct the signal at pin 1 of OFW [1701] must be smaller than the input signal amplitude by at least 6 dB.

## 8.2 Reprogramming Procedure of NVM on the Microprocessor Sub PCB

The NVM, item 7808, on the Microprocessor Sub board contains the following factory settings:

1. Clock correction factor
2. AFC reference value
3. Slash version

The settings 1,2 and 3 are stored in the NVM during the production of the analogue board.

The slash version is stored at the end of the production line of the set.

In case of failure, the NVM must be replaced by an empty device. By way of commands via the Diagnostic Software or via ComPair, the factory settings must be restored in the NVM.

### 8.2.1 Clock Correction Adjustment

To guarantee an exact function of the real time clock, an adjustment of the clock frequency is possible. The adjustment value is stored in the NVM.

Procedure:

- put the set in service command mode
- execute command 722 for Digital Board 1.5 Empress or 1117 for Chrysalis to initiate that a signal with 32768 Hz is available on pin 3 of connector 1988  
example:  
DD:>722 or DD:>1117
- measure the frequency  $f_{meas}$  of the Clock Crystal with an accuracy of 0.1 Hz.
- Calculate the parameter to be entered:  $32768/f_{meas} * 106$
- Normally the parameter must be between 999902 and 1000097. If the parameter and therefore the frequency of the crystal is outside this range, the crystal must be replaced.
- Execute command 721 for Empress or 1118 for Chrysalis with the parameter as input  
example:  
DD:>721 1000023 (Empress)  
or DD:>1118 1000023 (Chrysalis)

### 8.2.2 AFC Reference Voltage Tuner

This function stores the reference voltage for the tuner in the NVM. Before this value can be stored, the AFC adjustment, described in the adjustment instructions of the analogue board, must be carried out.

Procedure:

- Adjust AFC circuit
- Calculate the reference value
- Execute command 732 for Empress or 1119 for Chrysalis and use the calculated reference value as parameter  
example: DD:>732 128 (Empress)  
or DD:>1119 128 (Chrysalis)

### 8.2.3 Slash Version

The slash version is stored with command 715 for Empress or 1217 for Chrysalis, followed by the slash version as parameter. The slash versions used in DVDR75 and DVDR80 are the following:

- DVDR80/00x/02x: SV 65
- DVDR80/05x: SV 66
- DVDR75/00x/02x: SV 67
- DVDR75/05x: SV 68
- DVDR70/00x/02x: SV 69
- DVDR70/05x: SV 70

Example:

DD:>715 65 (Empress)

or DD:>1217 65 (Chrysalis)

#### Reset of Slash Version

Use command 729 for Empress or 1115 for Chrysalis to reset the analogue board to the default setting.

Procedure:

- Put the set in DSW command mode
- Execute command 729 (Empress) or 1115 (Chrysalis) with the following parameters:  
DD:> 729 w 0xAE 2 0xD0 0x00 (Empress)  
DD:> 1115 w 0xAE 2 0xD0 0x00 (Chrysalis)
- Leave the DSW command mode and start up the set in application mode  
No background is visible on the TV screen. The analogue board is ready to accept the appropriate slash version

## 8.3 Rework Procedure IEEE Unique Number

### 8.3.1 Scope:

The procedure describes how to upgrade sets with a unique number after repair. This unique number is stored in the NVRAM (item 7201) of the digital board at the end of the production line.

This procedure is only valid or necessary when:

- The digital board is replaced
- NVRAM on the digital board is replaced
- NVRAM is cleared

In all other cases the repaired set retains its unique number. The procedure defines several means to re-assure the unique number depending on the possibilities of repair or the state the faulty set is in.

### 8.3.2 Handling:

#### State of original (defective) board:

1. The digital board starts up in Diagnostics Mode: follow procedure A to retrieve the valid unique number
2. The digital board does NOT start up in Diagnostics Mode: follow procedure B.

### 8.3.3 Procedure A

1. Connect defective digital board to PC via serial cable (3122 785 90017)
2. start up hyper terminal or any other serial terminal via the correct settings (DSW command mode interface)
3. read out existing unique number via nucleus 403 (Empress) or 1208 (Chrysalis)  
example:  
DD:> 403 40300: DV Unique ID = 00D7A1FC6C Test OK @
4. note read out
5. program new digital board via nucleus 410 (Empress) or 1207 (Chrysalis)  
example:  
DD:> 410 00D7A1FC6C 41000: Test OK @

The set has now the original unique number



### 8.3.4 Procedure B

- Note the serial number of the set example:  
VN050136130156
  - VN = production centre (VN...Szekesfehervar).  
According to UAW-500: V=22 and N=14
  - 05 = change code (this is not used for this calculation)
  - 01 = YEAR
  - 36 = Production WEEK
  - 130156 = Lot and SERIAL number
- Calculate the unique number: this number always exists out of 10 hexadecimal numbers.
- First 5 numbers: First we calculate a decimal number according to the formula below:  $35828 * \text{YEAR} + 676 * \text{WEEK} + 26 * A + H + 8788$  The figures are fixed, YEAR + WEEK + factory code (A + H) are variable Example:  $35828 * 01 + 676 * 36 + 26 * 1 + 8 + 8788 = 68986$  (decimal) Then we translate the decimal number to a hexadecimal number. example: 68986 (decimal) = 10D7A (hex)
- Last 5 numbers: The last 5 numbers exist out of the Lot and SERIAL number.  
We have to translate the decimal number to the next 5 hexadecimal numbers: Example: 130156 (decimal) = 1FC6C (hex)
- Program new digital board via nucleus 410 (Empress) or 1207 (Chrysalis). Therefore we use the 10 hexadecimal numbers we calculated above:  
example:  
DD:> 410 10D7A1FC6C  
or DD:>1207 10D7A1FC6C  
41000: Test OK @

The set has now its original unique number

## 8.4 Adjustment DVIO 1.8 PCB

This adjustment sets the free running frequency of the VCO of the audio PLL. It should be carried out after replacement of IC 7604.

- Disconnect DVD+RW set from the mains.
- Plug DVIO1.8 board via edge-connector onto Digital Board (DVIO board is vertically oriented, so that both sides of the PCB are accessible for measurements).
- Connect DVD+RW set to the mains.
- Turn DVD+RW set on and select any video input source except the DV input.
- Check the signal at test point F611 with an oscilloscope. The signal should be 5V digital with 50% duty-cycle.
- Measure the frequency of the signal at test point F610 and adjust the potentiometer 3605 to get a frequency of 12.288MHz 50kHz (after removing the screwdriver from the potentiometer).
  - In case the frequency can not be increased sufficiently, replace capacitor 2618 by NPO-type capacitor with 18pF. Adjust afterwards again the frequency with the potentiometer.
  - In case the frequency can not be decreased sufficiently, add (3pF-10pF) trim-capacitor in parallel to capacitor 2618 or replace capacitor 2618 by NPO-type capacitor with 27pF. Adjust afterwards again the frequency with the potentiometer (and/or trim-capacitor).
- Switch DVD+RW set to Stand-by mode.
- Disconnect the DVD+RW set from the mains.
- Plug DVIO1.8 board directly (without edge connector) onto Digital Board.
- Connect DVD+RW set to the mains.
- Connect a DV-source that transmits DV-video data with audio to the DVD+RW set.
- Turn DVD+RW set on, select DV input, and switch DVD+RW set appropriately to output the decoded signal. Audio should be output without distortion.

## 8.5 Alignments after replacing the Boot EEPROM 7810 in sets with Digital Board Chrysalis

The NVM, item 7810, on the Digital Board Chrysalis contains the "Diversity String" that tells the software during startup which hardware version is present.

The setting is stored in the NVM during the production of the Digital Board Chrysalis

In case of a fault the NVM must be replaced by a programmed device containing the boot script.

Via the Diagnostic Software the Diversity String is stored with command 1226, followed by the Diversity String as parameter.

The diversity strings used in DVDR80/0x1 is the following:

Chrysalis Board Type	String
----------------------	--------

E3	44424849EEED2001453300000000000025 030300000101020100000020040000
----	--

Example:

```
DD:> 1226 44424849EEED20014533000000000000
25030300000101020100000020040000
122600
Test OK @
```

## 9. Circuit-, IC descriptions and list of abbreviations

### 9.1 Display Board

#### 9.1.1 Microcontroller

The core element of the Display Control unit is the microcontroller TMP87CH74AF [7110]. The TMP87CH74AF is an 8 bit microcontroller fitted with 32kB ROM and 1kB RAM. It requires 5V supply and is responsible for the following functions:

- Interface to Central Controller- $\mu$ P
- Evaluation of the keyboard matrix
- Decoding the remote control commands from the infra-red receiver
- Activation and control of the local display
- Heater voltage generation

The 8 MHz resonator (Pos. 1111) generates the system clock. The reset is generated by the CC- $\mu$ P via "POR\_DC"-signal where the transistor [7106] is used as a level-shifter from 3V3 to 5V.

#### 9.1.2 Interface to the Central Control $\mu$ P

The communication to the main microcontroller (CC) on the P-Sub-PCB is done via I2C-Interface, where the TMP87CH74AF acts in slave-mode.

An additional wire ("INT"-line) is used to signal the Central controller that data are ready, e.g. when a key has been pressed.

#### 9.1.3 Evaluation of the keyboard matrix

There are 12 different keys on the display board. A resistor network is used to generate a specific direct voltage value, depending on the pressed key. Via the resistors 3107 and 3102 on the analog/digital (A/D) ports (7103 pin 37 and 38) the evaluation is done.

#### 9.1.4 IR receiver and signal evaluation

The IR receiver [7107] contains a selectively controlled amplifier as well as a photo-diode. The photo-diode changes the received infra red transmission (approx. 940nm) to electrical pulses, which are then amplified and demodulated. On the output of the IR receiver [7107], a pulse sequence with TTL-level, which corresponds to the envelope curve of the received IR remote control command, can be measured. This pulse sequence is fed into the controller for further processing via port TC1 [7103, pin20].

#### 9.1.5 Vacuum Fluorescence Display

The VFD "BJ900GNK" [POS 7100] is fully controlled by the microcontroller. The  $\mu$ C also includes the driving stages. Only two additional drivers [POS 7101 and 7102] are necessary for the grids 8 and 9 because of their large size.

#### 9.1.6 VFD Heater Voltage Generator

The circuit around POS [7106, 7108 and 7109] is used to generate a proper AC-Voltage for the filament of the VFD. For this the microcontroller generates an appropriate rectangular signal with 50% duty-cycle and a frequency of 30 kHz at pin 19. Pos. [5104] and [2113] are acting as a resonance-circuit. Via Zener-Diode (POS[6100]) and resistors [3119, 3122 and 3123] the two heater-pins of the VFD ("FIL1" and "FIL2") are clamped so that the grids and segments can be fully switched off.

#### 9.1.7 REC-LED

The REC-LED-ring is made with 3 red LED, controlled via pin 3 (only for flashing) and pin 12 for on/off switching, of the microcontroller. The POS [7105] is used as a driver for the led.

#### 9.1.8 EPG-LED

The EPG led is a white led and controlled from the pin 14 from the microcontroller. The POS [7110] is used as a driver for the led.

#### 9.1.9 TRAY-LED

There are 6 leds (chip) necessary to illuminate the tray, these 6 leds are located on a little sub-pcb connected over a 4 pin connector POS [1911] from the DC-pnnt. The leds are controlled from pin 11 of the microcontroller.

### 9.2 Microcontroller Sub Board (UP SUB Board)

#### 9.2.1 General

This small PCB is directly soldered in on top of the Analogue-Board.

It is used with no diversity in all three different basic versions (Europe, NAFTA and APAC-Paf). Only the software being loaded into the external Flash-memory is not the same.

#### 9.2.2 Microcontroller

The main part of the Sub-PCB is the central controller (CC)  $\mu$ P [7804] TMP91CW12AF, which is a 16-bit CPU with 128kBROM and 4kB RAM.

It works with a 3V3 supply and a system clock of 24,576MHz [1801].

The 3V3-supply is made out of the "5VSTBY" by the circuit around [7816].

After connecting the set to the mains (power-up) the IC [7806] generates a reset pulse. This signal ("IPOR") is directly fed to first priority interrupt input (pin 63) for power fail detection and also to the Reset-Input of the CC (Pin30) via [7802], which is necessary to generate a reset only during power-up. In case of power fail pin 30 of the CC must be kept high (3V3).

The internal memory of the CC is too small for all necessary demands. Therefore an external Flash-ROM [7805] with 1MByte in size and a RAM [7803] with 128kByte are necessary. Both parts are connected to the  $\mu$ P via a parallel address-/data-bus. The lower eight bus-lines (AD0 to AD7) are multiplexed by [7801] and the "ALE"-signal of the CC. For updating of the software the external Flash-ROM can be reprogrammed by the  $\mu$ P. During this process [7807] is switched on by the "WE"-signal.

When no mains is connected, the CC is supplied via Gold-Cap [2816] during the power backup period. The diode [6802] prevents unwanted current consumption of other components. The internal ROM of the  $\mu$ P holds the program code for the Real-Time-Clock. Only the microprocessor is supplied by the backup cell, not the external memories and the  $\mu$ P operates in a low frequency mode with the clock crystal [1805] only (32.768 kHz). To adjust the clock the frequency can be measured at pin 87 of the  $\mu$ P in a special test-mode.

#### 9.2.3 Control-Interfaces

The CC is communicating with the digital board via a serial connection, which operates at a speed of 19,4 kbit/s ("D\_DATA", "A\_DATA", "D\_RDY"- and "A\_RDY"-signal on

[1986]). By generating a high level on pin 16 of the CC the digital PCB can be reset (inverter [7817] in between).

Most of the other parts are controlled by the  $\mu\text{P}$  via I2C-bus ("SDA"- and "SCL"-signal). The FETs [7821] and [7822] are used for adaptation of the 3V3-level on CC-side to the components supplied with 5V.

The CC can also reset the display-board- $\mu\text{P}$  by pulling pin 39 to high.

The transistor [7819] acts as a level shifter for the "INT"-signal. In the European sets a bi-directional interface is established between the recording unit and the TV device at pin 10 of the Scart ("P50"-line/Easy Link). The processing is done via pin 14 (output) and pin 38 (input) of the CC and the circuit around [7813], [7814] and [7815].

#### 9.2.4 EEPROM

The EEPROM M24C16 [7808] is an electrical erasable and programmable, non-volatile memory. The EEPROM stores data specific to the device, such as the AFC-reference value of the Europe IF-part, the clock-correction-factor, etc. It is accessed by the  $\mu\text{P}$  via the I2C-bus.

#### 9.2.5 Sync Separator

To detect whether a video signal is available or not a separate IC [7825] is used to extract the sync information out of the video signal that is also routed to the digital board for recording.

While on the input a low-pass-filter ([2823] and [3869]) limits the bandwidth an additional filter (circuit around [7818]) on the output avoids distortions. Afterwards the sync-signal is routed to pin11 of the CC.

#### 9.2.6 Fan Control

To avoid unwanted temperatures inside the set (especially the Laser on the OPU of the drive is very sensitive) a fan is located on top of the basic engine. The speed control is dependent on the ambient temp. A NTC resistor [3134] located on the display board measures the temperature. An operational amplifier [7902-B] generates a proper voltage, which is then fed to the engine ("BE\_FAN"-line). Below 28°C ambient temp. the fan-voltage is approx. 5V and is increased to 10V when the ambient temperature goes up to approx. 38°C. The second part of the Op-Amp. [7902-A] prevents damage of any temperature-sensitive part in case the NTC or the wire in between is damaged. It acts as a comparator and pulls the "BE\_FAN"-signal to 10V. As the fan has to be stopped in case the tray of the drive is open this voltage is "killed" by the CC ("FAN\_OFF"-signal). The double-diode [6901] acts for both Op.-Amp.-circuits. The circuit is also prepared for a set-fan (circuit around the Op-Amp. [7902-C]).

### 9.3 Analog board Europe

#### 9.3.1 General

This PCB consists out of the following parts:

- Power-Supply-Unit
- Frontend (Audio & Video)
- Input-/Output-switching
- Audio ADC- & DAC-processing
- VPS/PDC- and Text-Data slicer
- Analog Follow-Me Circuit

All functional groups are either controlled via I2C-bus or via separate signal lines by the Central-Controller on the  $\mu\text{P}$ -Sub-Board. This sub board is directly soldered in onto the analog PCB. During Stand-By mode of the set, several parts are not supplied (Tuner, MSP, ...). The microprocessor is running and maintains the clock of the set.

To avoid bus blockades the I2C-bus ("SCLSW" & "SDASW") to/from these units is decoupled via transistors [7419], [7420] from the general bus ("SCL" & "SDA").

#### 9.3.2 Power Supply Unit

##### **Functional principle:**

This power supply works in the way of a flyback converter. In the mains input part [1931 to 2309], the mains voltage is rectified and buffered in the capacitor [2309]. From this direct voltage at [2309] energy is transferred into the transformer [5300, pins 7-5] during the conductive phase of the switching transistor [7307] and is stored there as magnetic energy. This energy is passed to the secondary outputs of the power supply in the blocking phase of the switching transistor [7307]. With the switch-on time of the switching transistor [7307], the energy transferred in every cycle is regulated in such a way that the output voltages remain constant regardless of changes in the load or mains voltage. The power transistor is driven by the integrated circuit [7313].

##### **Mains input part:**

The mains input part extends from the mains socket [1931] to the capacitor [2309]. The diodes [6301, 6302, 6305 and 6306] rectify the AC supply voltage, which is then buffered by the capacitor [2309]. The common mode coil [5302] and capacitor [2302] work as a filter to block interference arising in the power supply from the mains. Components [1302], [3306] and [3304] protect the power supply against short-term over voltages in the mains, e.g. caused by indirect lightning.

##### **Start-up with Mains-on:**

After connecting the power cord to the mains, the capacitor [2325] is loaded via a current source between pin 8 and pin 1 in the IC [7313]. Once the voltage on [2325] and therefore the supply voltage  $V_{cc}$  of the IC [7313] has reached approx. 11V, the IC starts up and provides pulses at its output pin 5. These pulses are used to drive the gate of the power transistor [7307]. The frequency of these pulses is depending on load and mains voltage. The current consumption of the IC is approx. 5 mA at  $V_{cc}$  in normal mode.

If  $V_{cc}$  drops to below approx. 9V (e.g. with power limitation) or if  $V_{ac}$  exceeds approximately 16V (e.g. interruption of the control loop), the output of the IC [7313, pin 5] is blocked and a new start-up cycle begins. (See also "Overload, Power Limitation, Burst Mode" section)

##### **Normal operation:**

With the power supply in normal mode, the periodic sequences in the circuit are divided primarily into the conductive and blocking phase of the switching transistor [7307]. During the conductive phase of the switching transistor [7307], current flows from the rectified mains voltage at capacitor [2309] through the primary coil of the transformer [5300, pins 7-5], the transistor [7307] and resistors [3321, 3352] to ground. The positive voltage on pin 7 of the transformer [5300] can be assumed as constant for a switching cycle. The current in the primary coil of the transformer [5300] increases linearly. A magnetic field representing a certain value of the primary current is formed inside the transformer. In this phase, the voltages on the secondary coils are polarized such that the diodes [6300, 6303, 6307, 6308, 6310, 6313, 6317 and 6319] block. From the controller [7315] a current is supplied into the CTRL input on the IC [pin 3, 7313] via optocoupler [7314]. Once the switch on time of the switching transistor [7307] - that corresponds to the current supplied into the CTRL input - has been reached, the switching transistor [7307] is switched off. When the switching transistor has been switched off, the blocking phase begins. No more energy will be transferred into the transformer. The inductivity of the transformer will still attempt to keep the current flowing at a constant level ( $U=L \cdot di/dt$ ). Switching off transistor [7307] interrupts the primary current circuit. The polarity of the voltages on the transformer is reversed, which means that the diodes [6300, 6303, 6307, 6308, 6310, 6313, 6317 and 6319] become conductive and current flows into the capacitors [2305, 2312, 2319, 2322, 2326 and 2328] and the load. This current is also ramp-shaped ( $di/dt$  negative, therefore decreasing).

The feedback control for the switched-mode power supply is done by changing the conductive phase of the switching transistor so that either more or less energy is transferred from the rectified mains voltage at [2309] into the transformer. The regulation information is provided by voltage reference [7315]. This element compares the 5V-output voltage via voltage divider [3332, 3333, 3334] with an internal 2.5V reference voltage. The output voltage of [7315] passes via an optocoupler [7314] for insulation of primary and secondary parts as a current value into pin 3 on the IC [7313]. The switch-on time of the transistor [7307] is inversely proportional to the value of this current.

#### **Overload, power limitation, burst mode:**

With increasing load on one or more of the power supply outputs, the switch-on time for the power transistor [7307] increases, and thus also the peak value of the delta-shaped current through this power transistor. The equivalent voltage of this current profile is passed from resistors [3321] and [3352] via [3365] to pin 5 of the IC [7313]. If the voltage on pin 2 reaches approx. 0.4V in one switching cycle, the conductive phase of the switching transistor is ended immediately. The check is done in each individual switching cycle. This process ensures that no more than approx. 60W can be taken out from the mains (= power limitation).

If the power supply reaches the power limit, the output voltages and the supply voltage  $V_{CC}$  on pin 1 of the IC [7313] will be reduced following further loading. If  $V_{CC}$  is less than approx. 9V at any point during this process, the output of the IC [7313, pin 6] is blocked. All output voltages and  $V_{CC}$  decrease and a new start-up cycle begins. If the overload status or short-circuit remains, the power limitation will be activated immediately and the voltages will again decrease, followed by another start-up cycle (Burst Mode). The amount of power taken up from the mains in burst mode is low.

#### **Standby modes:**

In the 'AV-Standby' operating mode of the set, the 'ION' control line is primarily used to switch off all output voltages for Basic Engine and Digital Board (supplies 3V3, 5V, 12V, 5N and 4V6 at Connectors 1932 and 1933) of the power supply. This reduces the amount of power taken from the mains. In Low Power Standby mode additionally the 'STBY' control line is used to switch off output voltages 5SW and 8SW. This reduces power consumption to less than 3W, if additionally the display is switched off. The power supply will continue operating in Standby mode with a switching frequency of approx. 25 kHz.

### 9.3.3 Frontend

This unit is designed to support two basic versions, which are distinguished by a different assembly variant only (one for multistandard and the second for Pal-I only) and comprises the following parts:

- Tuner UV1316K [1705]
- IF amplifier & video demodulator IC TDA 9818/9817 [7710]
- Sound processor MSP3415G [7600]

#### **Tuner and IF selection**

The Tuner [1705] converts the RF-signal coming from the antenna input to an IF-signal. The tuner is fully controlled via I<sup>2</sup>C-bus of the CC- $\mu$ P. [1705] is also equipped with a 'passive-loop-through' between antenna-in and -out to save power in stand-by of the set, when the complete part is not supplied. The IF frequency of the video carrier is 38.9 MHz for all systems except SECAM L' (34,0 MHz).

A quasi-split audio system is used. Separate surface-wave filters (SAW) are required, [1701], [1703] for video, [1702] for audio. [1701] is switched into the signal path for DK/I-SECAM L/L' reception, if the signal "SFS\_TS" is "high". In this case the switches [7704], [7705] are open and the diode [6703] is conducting. [1703] is switched into the signal path for BG reception ("SFS\_TS" is "low"). Then the switch [7712] is open and the diode [6704] is conducting. For DK/I-SECAM L/L'

reception, an additional circuit for suppressing the audio carrier of the adjacent channel is used. This circuitry is adjusted by coil [5710] for maximum suppression at 40.4MHz.

#### **IF demodulator**


The signal from the tuner and IF-selection circuit is processed by the demodulator IC TDA 9818/9817 [7710]. The signal "PSS" to pin 3 switches between demodulation of positive (SECAM only) or negative modulated video carriers. A QSS-audio-IF signal SIF1 is generated for demodulation in the sound processor [7600]. The audio-IF carrier is selected in the audio SAW filter [1702]. This filter is switched for SECAM L'. If the signal "SB1" is "high", the switch [7714] is closed and the diode [6705] is not conducting. For all other standards the diode [6705] is conducting and the switch [7714] is open. The output signal of this SAW filter is firstly processed in the TDA 9818. Audio carriers are converted from the tuner IF level to the audio IF position and further processed in the audio demodulator [7600]. The AFC coil [5711] on the TDA 9818/9817 is adjusted so that when a frequency of 38.90 MHz is supplied to the IF output of the tuner, the AFC voltage on pin 17 of [7710] is 2.5V. The setting of the picture carrier frequency for SECAM L in the TDA 9818 is achieved by connecting pin 7 of the IC via a resistor [3710] to ground. The switch [7701] and the signal "SB1" do this. The HF-AGC is set using the potentiometer [3724] so that, with a sufficiently large antenna input signal (74 dB $\mu$ V), the voltage at the IF output of the tuner [1705] pin 11 is 500 mVpp. This setting must be carried out when the audio carrier is switched off. The demodulated video signal appears on pin 16 of [7710]. The AGC voltage at pin 4 is used to determine the antenna signal strength after a buffer [7717] with the signal "AGC" and an analog input port of the CC-P. The trap [1704] reduces the sound carrier remainders in the video for BG standards. The trap [1706] works in the same way for the Pal-I standard only. For all other standards the switch [7713] is closed via [7706] and "SFS\_TS"-line set "high" to bypass this trap. In these cases the selectivity of the SAW filter [1701] is sufficient. The coil [5713] for non-BG standards realizes a frequency response correction. This correction is not desired for SECAM L' and therefore short-circuited by [7716] (signal SB1 is "high" and [7702] has on-status). The demodulated video signal "VFV" is available after the buffer and limiting stage for noise peaks [7711]. The FM-PLL demodulator function of TDA 9818 is not necessary and therefore deactivated by the resistor [3739].

#### **Audio demodulator**

The sound demodulation is done by the MSP3415 [7600], which is also fully controlled via I<sup>2</sup>C-bus by the CC-P (determination of bandwidth, amplitude, standard, ...). The audio signals are available at pin 30 and pin 31 of [7600] and fed as "AFER"- & "AFEL"-line to the audio-I/O for further processing.

9.3.4 Audio routing

Audio IO Europa Overview



11.03.2002 Vers. 1

The processing of audio is always done in stereo (e.g. separate left- and right-channel) and the complete switching is realized by using HEF4052, which is a dual four-to-one multiplexer. In principle there are three independent selectors:

a) Scart 1-Output-Path:

Pos [7504] is used to select either Scart 2-Input ("AIN2L"/"AIN2R") or the signal directly from the audio DAC [7004] ("ALDAC"/"ARDAC") as the output source for Scart 1 ("AOUT1L"/"AOUT1R").

The control is done by means of the lines "ASC1S" coming from [7408] (IC [7408] acts as a port expander for the CC-P) and "ASC1M", which is directly coming from the CC. Pos [7412] is used for level adaptation (3V3 to 5V) for the "ASC1M"-signal.

b) Scart 2-Output-Path:

Pos [7503] selects between Scart 1-Input ("AIN1L"/"AIN1R"), signals from the internal frontend ("AFEL"/"AFER") via MSP [7600] or audio directly from the DAC [7004] ("ALDAC"/"ARDAC"). The outputs of this switch are routed to Scart 2 ("AOUT2L"/"AOUT2R"). This switch is controlled via "VSA1"- and "VSA2"-line. These lines come from [7408] that is acting as a port expander for the CC-P.

c) Record-Path:

Pos [7501] selects either signals from Scart 1 ("AIN1L"/"AIN1R") or Scart 2 ("AIN2L"/"AIN2R") or Cinch-Front ("AINFL"/"AINFR") or the MSP [7600] ("AFEL"/"AFER") and routes to the audio ADC [7007] ("ALADC"/"ARADC") for record purposes. The switch is controlled via "RSA1"- and "RSA2"-signals.

These signals come from the MSP [7600], which acts as a port expander of the CC-P. As there can also exist a fifth input in case of DV-In is present the corresponding analog audio signals from the DVIO-board are firstly routed via extra cable and connector [1960] to the MSP. The MSP acts as a preselector between audio from internal frontend or the DV-Input.

Each of these three selectors ([7501], [7503] & [7504]) has a separate Op-Amp on the output for level-adaptation-, performance- and line-driving-reasons. [7505-A & -B] for record, [7502-C & -D] for Scart 1-Output and [7502-A & -B] respectively for Scart 2. Every audio output line on the two Scart connectors can be "killed" (muted) by an extra transistors ([7506], [7508], [7509] & [7511]), which can be activated by the "AKILL"-line. This signal is generated by the circuit around [7404]/[7421] and is a combination of the "KILL"- from the CC-P and the "IPFAIL" of the power-supply-unit.

d) Line-Out-Path:

see chapter 9.3.5

e) Digital Audio Output-Path without IOE-Print:

Additionally to analog audio the set is also equipped with a digital output via cinch plug [1951]. The signal is generated on the dig. board and routed via audio interface cable and connector [1900] to the Ana-PCB. Here the "DAOUT"-line first passes a 6-fold inverter [7580] being used as a driver and for performance reasons (noise reduction, jitter, etc.). Afterwards a transformer [5580] is necessary to achieve the correct level and also to have a floating output with isolated ground before the signal is fed via [3580] to cinch plug [1951]. The capacitor [2580] performs an AC-coupling between connector- and set-ground.

f) Digital Audio Output-Path with IOE-Print:

In case of usage of the IOE-print the digital audio signals (input and output) are directly routed from digital board via interface cable to plug [1920] on the IOE-print. The "DAOUT"-line is splitted into two signals, one for cinch out and one for optical out. The signal to cinch out first passes a 5-fold inverter [7250] being used as a driver and for performance reasons (noise reduction, jitter, etc.). Afterwards a transformer [5250] is necessary to achieve the correct level and also to have a floating output with isolated ground before the signal is fed via [3259] to the cinch plug [1925] (or [1926-B] in case of option

"DIGITAL IN"). The capacitors [2256] and [2266] perform an AC-coupling between connector- and set-ground. The second "DAOUT"-signal is fed directly via [3264] to the optical out transmitter [6255].

g) Digital Audio Input-Path with IOE-Print:

There are two possibilities for a digital audio input signal in case of option "DIGITAL IN". One is the signal from the optical receiver [6259], which is routed via [3269] directly to plug [1920]. The second is the signal from the cinch plug [1926-A]. This signal then passes an inverting amplifier [7250-6] and is then routed via [2253] to the plug [1920].

### 9.3.5 Audio ADC/DAC

a) PCBs with AD1852 [7004]:

The conversion of analog audio signals from the record-selector [7501] in the I/O ("ALADC"- & "ARADC") is done via UDA1361TS [7007]. This IC can process input signals up to 2Vrms by using external resistors [3047], [3053] in series to the input pins. As the level from the DVIO-Board is only 1Vrms a 6dB step can be performed by setting pin 7 of [7007] to 3,3V via [7008] and the "PWONSW"-line controlled by the CC-P to use the whole dynamic range of the ADC. All required clock signals are generated on the dig. board and only the audio data ("A\_DAT"-line) are routed from Ana- to Dig.-PCB for further processing.

The transformation of dig. audio back into the analog domain is done by AD1852 [7004]. All necessary clock signals are coming from the dig. board and dig. audio data ("D\_DATA0"-line) are converted into analog signals, which are available at pin 17/16 and pin 12/13 of [7004] as symmetrical signals. Afterwards an Op-Amp. [7003] (line driver & converting to unsymmetrical signal, gain = 1), which is also working as low-pass-filter to increase signal performance (noise, distortions...), is passed. Then both signals ("ALDAC" & "ARDAC") are directly routed to the rear cinch output and also used in the audio-I/O for further processing. The DAC has also a mute possibility, which can be activated by setting pin 23 to 5V via [7001]. This mute is controlled either by the dig. board ("D\_IKLL"-line) or the "IPFAIL"-signal from power-supply-unit (in this case it's the combination of "A\_KILL" and "IPFAIL"). If the DAC is muted externally via pin 23 or if there are no audio data available (e.g. "D\_DATA0"-line zero), the output pins 8 and 22 of the DAC change to high (+ 5V). These two signals are then combined with diode pos. 6006. After decoupling via [7009] the signal "DAC\_MUTE" is used as mute signal for the mute transistors [7415], [7416] for cinch rear out.

b) PCBs with UDA1334BTS [7001]:

The conversion of analog audio signals from the record-selector [7501] in the I/O ("ALADC"- & "ARADC") is done via UDA1361TS [7005]. This IC can process input signals up to 2Vrms by using external resistors [3039], [3041] in series to the input pins. As the level from the DVIO-Board is only 1Vrms a 6dB step can be performed by setting pin 7 of [7005] to 3,3V via [7006] and the "PWONSW"-line controlled by the CC-P to use the whole dynamic range of the ADC. All required clock signals are generated on the dig. board and only the audio data ("A\_DAT"-line) are routed from Ana- to Dig.-PCB for further processing.

The transformation of dig. audio back into the analog domain is done by UDA1334BTS [7001]. All necessary clock signals are coming from the dig. board and dig. audio data ("D\_DATA0"-line) are converted into analog signals, which are available at pin 14 and pin 16 of [7001]. Afterwards an Op-Amp. [7002] (line driver & level adaptation, gain = 2) which is also working as low-pass-filter to increase signal performance (noise, distortions...), is passed. Then both signals ("ALDAC" & "ARDAC") are directly routed to the rear cinch output and also used in the audio-I/O for further processing. The DAC has also a mute possibility, which can be activated by setting pin 8 to 3,3V via [7003]. This mute is controlled either by the dig. board

("D\_KILL"-line) or the "IPFAIL"-signal from power-supply-unit (in this case it's the combination of "A\_KILL" and "IPFAIL"). In addition to that the DAC [7001] and the cinch outputs can be killed (muted) in case of "digital silence" by the circuit around [7008], [7009] and [7010], when no audio data are available (e.g. "D\_DATA0"-line zero).

This function can be also activated via the "ION"-line (set to high during any stand-by mode). To avoid signal distortions (clipping) the mute transistors for cinch rear out [7415], [7416] are decoupled via [7011].

9.3.6 Video-routing




Figure 9-1



The Video-I/O-switching is basically realized by the matrix switch STV6618 [7408], which is controlled via I<sup>2</sup>C-bus by the CC. All used outputs excluding pin 21 (Y/CVBS-REC) have a 6 dB-amplification and a 75 Ohms driver-stage inside. This IC includes also several digital outputs, which are used for switching purposes on the analog board. The record selector inside the switch selects between the CVBS from frontend ("VFV"), the input from Scart 1 ("YCVBSIN1") or the signal from Scart 2 ("YCVBSIN2"). Afterwards the signal passes another switch [7411] in which a selection between signals from the front or the preselected ones are done. The output signals of [7411] are fed as "A\_YCVBS"- and "A\_C"-line to the digital board for further processing.

To reduce the number of external presets there exists only one preset for CVBS- and Y/C-front. The set automatically detects between the two inputs depending on the presence of a video signal (sync separator-circuit on  $\mu$ P-sub-board) where Y/C has higher priority.

The R/G/B-inputs and the Fast-Blanking-line from Scart 2 are routed over the optional EPG board to the digital PCB. Also all other video signal from the analog board are routed through the EPG board if present. These signals are also available on the corresponding input-pins of the STV6618 to enable a loop-through in AV-Standby. In this mode the set has to behave like a cable between the two Scart-connectors. AV-Standby is activated either by a "high" level on pin 8 of Scart 2 ("active device is present") or by the "WU"-line (wake up). This signal is generated out of the circuit around [7401], [7402] & [7403] and will become "high" if there is a signal on pin 20 of Scart 1- or Scart 2. The detection of the input level on pin 8 of Scart 2 ("8SC2") is done via an analog input of the CC-P (less than 2V means inactive; 4,5V to 7V determines a source with 16:9 picture-ratio and greater than 9,5V is an active 4:3 source). All signals from the digital board ("D\_R", "D\_G", "D\_B", "D\_C", "D\_Y" and "D\_CVBS" are routed to the proper inputs of the STV6618 for amplification and driving purpose before they can be seen on the appropriate Scart outputs. In case of EPG the signals from the digital board are routed through the EPG board where the selection between digital board video or EPG OSD is taken.

The "D\_CVBS"- and the "D\_Y"-line are passing a 6 dB-amplifier and driver-IC [7410] and are then routed to the CVBS-Cinch and Y/C-out rear. The chroma signal for this Y/C out is coming from the STV6618 - which makes the 6 dB-amplification - and a driver [7406] in between.

The detection of the picture ratio information on the Y/C-input front is made by measuring the DC-level on the Chroma signal via analog input of the CC-P ("WSFI"-line). In case the level is higher than 3,5V the input signal is a 16:9 source. If the level is lower than 2,4V the picture ratio is 4:3.

For generation of the appropriate DC-voltage on the Y/C-out rear the "WSRO"-line is controlled via pin 18 of [7408] by the CC-P (Pin 18 set to low means 4:3, pin 18 set to high determines 16:9).

The control of the switching voltage (Pin 8 of Scart 1) is done via 3-level-pin (nr.2) of the STV6618 [7408] and the transistors [7405], [7407] & [7409]. A "low" on pin 2 of [7408] causes around 11V on pin 8-Scart 1 (e.g. source with 4:3 picture-ratio active). Medium level (2,5V) on pin 2 of the STV6618 generates medium level (approx. 6V) on pin 8-Scart 1 (e.g. active source with 16:9) and a "high" on pin 2 of the STV6618 pushes pin 8-Scart 1 to "low" (e.g. inactive).

### 9.3.7 VPS/PDC- and Text-Dataslicer

For extraction of relevant information out of the video signal (time controlled recording, net-name-identification, time- & date- download) the STV5348 [7931] is used. Data transfer to/ from the CC is fully done via I<sup>2</sup>C-bus and the input signal for decoding is the same as the one being routed to the digital board for recording purposes ("A\_YCVBS"-line).

### 9.3.8 Analog Follow-Me

This circuit compares the video signal from the internal frontend ("VFV") of the recorder with that one of the connected TV-set ("CVBS1"). The TV set delivers the signal via Scart-cable. A comparator [7934] and several additional parts ([7932], [7933], ...) are used to compare the two video signals. In case of both input signals are equal the output-line of this circuit ("FOME") is set to low. Detection is made via an input port of the CC-P.

## 9.4 Analog board NAFTA- & APAC-Pal- version

### 9.4.1 Frontend NAFTA

[1701] demodulates the video signal from the antenna input. Tuner and IF-demodulator are in one unit. Also a modulator is included in that part. The audio- and video-signal to the modulator are the ones from the selected input or the playback path of the set ("AMCO"- and "D\_CVBS"-line). The control of the tuner is fully done via I<sup>2</sup>C-bus by the CC-P. Via the "MSW"-signal and [7701] the modulator is switched on and off. In opposite to this the antenna loop-through is opened or closed. In the APAC-Pal version POS [1700] is used with the difference that it demodulates only PAL- instead of NTSC-signals and has also no modulator. The "CSW\_SSW" line switches the modulator between CH3 or CH4 in the NTSC-version. To achieve optimal tuning the "AFC"-signal is detected by the CC via an analog input; [3701], [3702] and [3703] are used for level adaptation (5V to 3V3). Pos [1700] is a driver for the video signal.

The sound demodulation is realized by the MSP34x5 [7600], which is also fully controlled via I<sup>2</sup>C-bus by the CC-P (determination of bandwidth, amplitude, standard, ...). The audio signals are available at pin 30 and pin 31 of [7600] and fed as "AFER"- & "AFEL"-line to the audio-I/O for further processing. As this PCB is used for different regions (NAFTA and APAC) either MSP3425 or MSP3415 are assembled.

9.4.2 Audio routing

Audio IO NAFTA / APAC Overview

12.03.2002 Vers. 05




Figure 9-2

TR 01057\_001  
170502

The sound processing is always done in stereo (that means separate left- and right-channel).

a) Record-Path:

The complete selection of the audio signal for recording is done by a HEF4052 [7501], which is a dual four-to-one multiplexer. The input lines for the selector [7501] are coming either from MSP [7600] ("AFEL"/"AFER") or cinch rear in 1 ("AIN1L"/"AIN1R") or cinch rear in 2 ("AIN2L"/"AIN2R") or the cinch in front ("AINFL"/"AINFR"). The [7501] is controlled via "RSA1"- and "RSA2"-signals coming from the MSP [7600]. The MSP acts as a port expander of the CC-P. The Op-Amp on the output [7504] is necessary for performance reasons and acts also as a driver. The selected signals "ARADC" and "ALADC" are directly fed to the Audio-ADC.

As there can exist also a fifth input in case of DV-In is present the corresponding analog audio signals from the DVIO-board are firstly routed via extra cable and connector [1960] to the MSP, which acts as a preselector between audio from internal frontend or the DV-Input.

b) Line-Out-Path:

see chapter 9.4.3

c) Digital Audio Output-Path without IOE-Print:

Additionally to analog audio the set is also equipped with a digital output via cinch plug [1951]. The signal is generated on the dig. board and routed via audio interface cable and connector [1900] to the Ana-PCB. Here the "DAOUT"-line first passes a 6-fold inverter [7580] being used as a driver and for performance reasons (noise reduction, jitter, etc.). Afterwards a transformer [5580] is necessary to achieve the correct level and also to have a floating output with isolated ground before the signal is fed via [3580] to cinch plug [1951]. The capacitors [2580], [2582] and [2583] perform an AC-coupling between connector- and set-ground.

d) Digital Audio Output-Path with IOE-Print:

see chapter 9.3.4.f

e) Digital Audio Input-Path with IOE-Print:

see chapter 9.3.4.g

### 9.4.3 Audio ADC/DAC

The conversion of analog audio signals from the record-selector [7501] in the I/O ("ALADC"- & "ARADC") is done via UDA1361TS [7005]. This IC can process input signals up to 2Vrms by using an external resistor [3039], [3041] in series to the input pins. As the level from the DVIO-Board is only 1Vrms a 6dB step can be performed by setting pin 7 of [7005] to 3.3V via [7006] and "PWONSW"-line controlled by the CC-P to use the whole dynamic range of the ADC. All required clock signals are generated on the dig. board and only the audio data ("A\_DAT"-line) are routed from Ana- to Dig.-PCB for further processing.

The transformation of dig. audio back to the analog domain is done by UDA1334BTS [7001]. All necessary clock signals are coming from the dig. board and dig. audio data ("D\_DATA0"-line) are converted into analog signals, which are available at pin 14 and pin 16 of [7001]. Afterwards an Op-Amp. [7002] (line driver & level adaptation) which also works as a low-pass-filter to increase signal performance (noise, distortions,...) is passed. Then both signals ("ALDAC" & "ARDAC") are directly routed to the rear cinch output. The DAC has also a mute possibility, which can be activated by setting pin 8 to 3.3V via [7003]. This mute is controlled either by the dig. board ("D\_IKLL"-line) or the "IPFAIL"-signal from power-supply-unit. In addition to that the DAC [7001] and the cinch outputs can be killed (muted) in case of "digital silence" by the circuit around [7008], [7009] and [7010], when no audio data are available (e.g. "D\_DATA0"-line zero).

The signals from the audio DAC part ("ARDAC"/"ALDAC") are directly routed to both cinch rear outputs, which are connected

in parallel. To avoid plops and any other audible noise on the output there is a mute-stage implemented [7509], [7511] for each channel. The activation is done via "AKILL"-line, which is a combination of the "KILL" from CC-P, "DAC\_MUTE" from DAC-part and "IPFAIL" from the power-supply-unit. The circuit around [6430], [6431], [7430] and [7404] generates this signal.

9.4.4 Video-routing




Figure 9-3

The Video-I/O-switching is basically realized by the matrix switch STV6618 [7408], which is controlled via I<sup>2</sup>C-bus by the CC. All used outputs excluding pin 21 (Y/CVBS-REC) have a 6dB-amplification and a 75 Ohms-driver-stage inside. This IC also includes several digital outputs, which are used for switching purposes on the analog board. The record selector inside the switch selects between the CVBS from frontend, the CVBS from Cinch-Rear or Y from the S-Video-input rear. Afterwards the signal passes another switch [7411] in which a selection between signals from the front or the preselected ones is done. The output signals of [7411] are fed as "A\_YCVBS"- and "A\_C"-line to the digital board for further processing.

To reduce the number of external presets there is only one station for CVBS or Y/C (front and rear). The set automatically detects between the two inputs depending on the presence of a video signal (sync separator-circuit on  $\mu$ P-sub-board) where Y/C has higher priority.

The Y/U/V-inputs are routed over the optional EPG board to the digital PCB. Only the Y-line has to be present additionally on pin 4 of [7408] for video recognition. Also all other video signal from the analog board are routed through the EPG board if present.

The signals "D\_C" and "D\_Y" are fed through [7408] (6dB amplification) and via [7406], [7409] used as driver to the S-Video output connector. The "D\_CVBS" line is directly routed to the modulator and via the circuit around [7431] and [7432] amplified by 6dB before it is fed to the CVBS output plug. In case of EPG the signals from the digital board are routed through the EPG board where the selection between digital board video or EPG OSD is taken.

The Y/U/V signals from the digital board are also passing [7408] for 6dB amplification and driving purpose.

To achieve optimal picture quality the set is equipped with a simple progressive scan function based on a so-called line doubler. The complete generation of the signal is done on the digital board and via a separate cable and connector [1946] the corresponding Y/U/V lines are routed to the analog PCB. Also the YUVprogressive signals are switchable to EPG OSD on the EPG board if implemented. As there is only one Y/U/V output available a switching between interlaced and progressive output is necessary. While the transistors [7421], [7422], [7424], [7425], [7427] and [7428] are used as driver for Y/U/V progressive, [7423], [7426] and [7429] together with [7405] are necessary for killing these signals via pin 42 of [7408] in case the interlaced is selected ("PSCAN\_KILL"-line set to low). If progressive output is active the pins 27, 29 and 31 of [7408] are set to high impedance and "PSCAN\_KILL" is also high (e.g. 5V).

The detection of the picture ratio information on the Y/C inputs (rear or front) is done by measuring the DC-level on the Chroma signal via an analog input of the CC-P ("WSRI"- and "WSFI"-line). In case the level is higher than 3.5V the input signal is a 16:9 source, if the level is lower than 2.4V the picture ratio is 4:3.

For generation of the appropriate DC-voltage on the Y/C output the "WSRO"-line is controlled via pin 18 of [7408] by the CC-P (Pin 18 set to low means 4:3, pin 18 set to high determines 16:9).

During Stand-By there is also no loop-through of any input to any output performed.

## 9.5 Digital Board

### 9.5.1 Record Mode

#### Video Part

Analog Video input signals CVBS, YC and UV(=RGB for EURO and YUV for USA) are routed via the analog board to connector 1601 and sent to IC7500 SAA7118 (Video Input Processor). Digital video input signals (DV\_IN\_DATA(7:0)) are sent from the DIVIO board through the connector 1603 and further also to IC7500.

IC7500 (VIP) encodes the analog video to digital video and processes the digital video to a digital video stream (CCIR656 format). This output stream (VIP\_YUV(7:0)) goes to IC7403 SAA6752H (EMPRESS) and to IC7100 Versatile Stream Manager. The latter uses the data for VBI (vertical blanking interval) extraction.

IC7403 (EMPRESS) encodes the digital video stream into a MPEG2 video stream that is fed to IC7100 (VSM).

#### Audio Part

I2S audio are sent from the analog board to IC7403 EMPRESS via connector 1602. The EMPRESS compresses I2S audio data into an AC3 audio stream which is fed to IC7100 (VSM).

#### Front-End I2S

IC7100 (VSM) interfaces directly to the different hardware modules such as Basic Engine, EMPRESS IC7403, MPEG decoder IC7200 (Sti5508) and buffers the data streams that are coming from or going to these hardware modules.

In IC7100 (VSM), the video MPEG2 stream and the audio AC3 stream are multiplexed into a I2S packetized stream. The serial data are sent to the Basic Engine to be recorded.

#### Loop-Through

The multiplexed audio and video stream in the VSM is fed back via the parallel front-end interface to IC7200 (Sti5508). This IC decodes the MPEG stream into analog video and I2S audio.

The video and audio signals are routed to the analog board via connectors 1601 and 1602. During recording, the recorded signal is present at the outputs of the analog board.

### 9.5.2 Playback Mode

During playback, the serial data from the Basic Engine is going directly to the Sti5508 via the serial front-end I2S interface. The Sti5508 is a MPEG & Audio/video decoder and has the following outputs:

- To the analog board:
  - analog video RGB, YC, CVBS
  - I2S audio (PCM format)
  - SPDIF audio (digital audio output)
- To the Progressive scan board:
  - digital video YC(7:0).

### 9.5.3 S2B Interface

The S2B interface between the VSM (IC7100) and the Servo processor MACE3 controls the Basic Engine during record and playback mode.

### 9.5.4 System Clock

System clocks(27MHz) of VSM, Sti5508, EMPRESS and Progressive Scan are generated by oscillator 7906

### 9.5.5 Audio Clock

During record mode, the audio clock ACC\_ACLK\_OSC is generated by IC7102 (PLL) because then, the audio clock must be synchronized with the incoming video (VIP\_FID) from the VIP.

During playback mode, the audio clock ACC\_ACLK\_PLL is generated by the clock synthesizer IC7900 (MK2703S). Both ACC\_ACLK\_OSC(also goes to the EMPRESS as ACLK\_EMP) and ACC\_ACLK\_PLL are fed to the VSM. This IC selects the appropriate clock to the Sti5508. The EMPRESS IC derives from the incoming ACLK\_EMP the I2S audio encoder clocks AE\_BCLK and AE\_WCLK which are sent to the VSM.

#### 9.5.6 On/Off

The digital board is not powered in standby mode. Control signal ION, coming from the analog board, will enable the PSU and power the digital board.

- ION = High: the digital board is in powered down standby mode
- ION = Low: the power supply to the digital board is enabled

#### 9.5.7 Reset

Control signal IRESET\_DIG, controlled by the microprocessor on the analog board is sent to the RESET LOGIC circuit.

- IRESET\_DIG = Low in standby mode
- IRESET\_DIG = High: the whole system is reset and the Digital board is waked up.

#### 9.5.8 I2C Bus

Su5508 is master of the I2C bus. The following IC's are controlled by the I2C bus:

- IC7201 NVRAM
- IC7403 EMPRESS
- IC7500 VIP
- IC7700 FLI2200 Video Deinterlacer Line Doubler
- IC7801 ADV7196 Video Denc

#### 9.5.9 EMI Bus

The following IC's are connected to the External Memory Interface bus (EMI) which functions as system bus:

- IC7301 and 7302: Flash memories which contain the application and diagnostic software
- IC7100: VSM
- IC7200: MPEG AV Decoder

Block Diagram Digital Board




Figure 9-4

TR 01059\_001  
170502

9.5.10 Progressive Scan

Description

The progressive scan part is integrated in the Digital Board and built around the SAGE Fli2200 de-interlacer / line doubler (7701). This I2C controlled de-interlacer uses a 64Mbit SDRAM (32bit x 2M) to perform high quality deinterlacing (meshing). The de-interlacer gets his digital YUV input data from the STi5508 (7200). The format of the digital YUV input to the SAGE is CCIR656 with separated Hsync, Vsync and odd/even signal running on 27Mhz. Because the STi5508 doesn't have a Vsync output the odd/even output of this IC has to be translated to a Vsync signal. Some glue logic has been added to extract the vertical sync. The glue logic circuit consists of Flip-Flop IC 74HC74D (7701) and EXOR 74LVCA86 (7702). The next diagram shows how the vertical sync is extracted.




Figure 9-5

The output of the de-interlacer (4:4:4 progressive video) is fed to the Analog Devices ADV71967 MacroVision compliant DENC (7801). The YUV current output of the DENC is fed via a low pass filter to the single supply output opamps AD8061/8062 (7802-7803). The analog video is fed via a 7 poled flex to the analog board where the YUV 2FH cinch connectors are located.

9.6 Divio 1.8 Board

9.6.1 Short Description of the Module:

The DVIO Module is a decoder for DV streams. Input is a stream from a DV-camcorder via IEEE1394. Outputs are CCIR656 Video and Analog audio (L+R). A serial control interface is present. The following picture shows the location of the DVIO Module inside the DVDR set.





Figure 9-6



9.6.2 Block Diagram

Block Diagram DVIO1.8



TR03022\_001  
090802

Figure 9-7

### 9.6.3 Functional Description

The DVIO module consists of the following blocks (see blockdiagram):

1. IEEE1394 Interface
  - uPD72852 (7400) (Phy)
  - uPD72893 (7431) (Link part)
2. Micro-controller
  - uPD78F0988 (7802)
  - Voltage regulator LM2931 for generation of 10V programming voltage (7801)
3. Reset-circuitry
  - Power-on reset
  - Reset pulse-shortener
4. DV-Decoder
  - uPD72893 (7431) (Codec part)
  - 16MBit SDRAM (7430)
  - optional Flash-Memory M29W800AT for Firmware-Update of uPD72893 (7432)
5. Clocking & Audio PLL
  - Clock oscillator FXO-31FT (7601)
  - Audio-PLL: Voltage controlled oscillator BA7082F (7604), clock generator BU2288FV (7605), and clock divider 74LV74 (7606-A)
6. Audio Format adaption (MSB justified -> I2S), option
  - 74LV74 (7507-A, -B)
7. Audio & Video output
  - Audio DAC UDA1334ATS(7602)
  - Clock delay(7500)
  - Tristate buffer(7505)

#### IEEE1394 Interface

The 1394 interface consists of a uPD72852 physical layer and a uPD72893 link layer IC (uPD72893 integrated also DV-Decoder).

It has the following features:

- S400 operation (400 megabit per second)
- Two i.Link ports (4 pin), only one used
- AV link port

#### Micro-Controller

The uPD78F0988 processor has following extra features:

- 60 kilobyte of flash memory as program memory
- 2 kilobyte of internal data memory
- watchdog timer
- On board ISP(In-System-Programming) functionality

#### ISP

By use of In-System-Programming, it is possible to update the software of the DVIO board that is in the uPD78F0988. ISP can be made active by resetting the processor and keeping the ISPn pin low during reset. During ISP, the ISPn signal on the board has to be kept low. A programming voltage of 10V is activated by the uPD78F0988 itself at the Vpp pin before programming procedure starts. When the ISP mode is active, the new program can be sent to the microprocessor through the serial port.

#### Reset-circuitry

The reset-circuitry consists of two parts.

First part (around transistor 7803) generates a reset pulse when the board is powered up.

Second part (around transistors 7804 & 7805) acts as a reset-pulse shortener, i.e. a short reset pulse (4ms) is generated from the input signal RESE Tn which is much longer (usually 100ms). This is required to ensure correct operation of the Micro-controller after booting-up when RESE Tn is again deactivated

#### DV-Decoder

The uPD72893 decodes the stream into video data in 656 format and audio data in I2S format.

The microprocessor has the ability to read the status registers of the uPD72893. By reading these registers, extra data from

the DV stream, that is not decoded into audio or video, can be sent to the digital board using pin TXD of the serial interface. This data includes time stamp and some more.

#### Clocking and Audio PLL

The FXO-31FT generates the free-running 27MHz system clock. Video part of input DV-stream is in the uPD72893 adapted to the local 27MHz clock domain (skip, repeat frame). Because audio clock (11.2896Mz [fs=44.1kHz] or 12.288MHz [fs=32kHz, 48kHz]).

The uPD72893 integrates the phase comparator that drives the VCO BA7082F to a nominal frequency of 27MHz which in turn is converted by BU2288FV and 74LV74 to 11.2896MHz or 12.288MHz, respectively.

The uPD72893 controls directly the frequency ratio of the BU2288FV.

#### Audio Format adaptation (MSB justified -> I2S), option

Due to a bug in 1st version of uPD72893 digital audio output is not correct in I2S mode when in 32kHz operation. As a workaround uPD72893 is generally configured in MSB justified mode and conversion to I2S mode is done externally via a 74LV74 device.

Can be disabled with later versions of uPD72893.

#### Audio & Video Output

The audio I2S data are sent to audio DAC UDA1334. Analog audio left and right signals are connected to the analog board. The tri-state buffer enables the digital video stream to the Video Input Processor on the digital board when the DV source is selected.

The clock delay synchronizes the AV clock with the AV data at the output.

## 9.7 Digital Board Chrysalis 2.1

### 9.7.1 Introduction

#### Block diagram 2nd generation DVD recorder




Figure 9-8

This 2nd generation Digital Board is based on the highly integrated 'Chrysalis' IC. Its predecessors, the 'Empire' and 'Empress' based boards, had two PWBs mounted on top of each other (due to separate DVIO board). For this new generation, all functionality is now available on one PWB in one BGA IC (Ball Grid Array) i.s.o. four VLSI ICs.

The board encodes and multiplexes analogue video and digital uncompressed audio (I2S) into an MPEG2 stream. This MPEG2 stream is formatted, to be recorded by the DVD-RW engine. In playback, the board will decode the MPEG2 stream into analogue and digital audio and into analogue video. In addition, a DV stream can be received via IEEE1394 (i-Link), and transformed to MPEG2 format.

There are versions foreseen, to generate a progressive scan analogue video output. In the standard Chrysalis board, the

progressive video output is generated by the PNX7100. In the Chrysalis F it is generated by the Faroudja FLi2301.

The Chrysalis Digital board is pin compatible with the Empress digital board in terms of AV IO, BE interface, Power Supply, and Service interface. For functional enhancements, several connectors are added: IDE connector (HDD, AV3, PCMCIA, etc.).

### 9.7.2 Record Mode

#### Block diagram Chrysalis Digital Board




Figure 9-9

#### Video Part

The analogue video input signals CVBS, YC, and YUV/RGB (RGB for EURO and YUV for USA), are routed via the analogue board to connector 1904 and sent to IC7004 (SAA7118, Video Input Processor).

The digital video input signals are routed from the DV-In connector (item 1200) via ICs 7200 (1394 PHY) and 7201 (1394 LINK) to IC7400 (PNX7100, Chrysalis).

The multistandard Video Input Processor (VIP, IC7400) encodes the analogue video to digital video stream (CCIR656 format). It provides filtering of the analogue signals and separation of luminance and chrominance by a comb filter. The output stream, named ITU\_IN(7:0), is then routed to the Chrysalis IC (PNX7100). This IC encodes and decodes the digital video stream into/from MPEG2 format.

#### Audio Part

I2S audio is sent from the analog board to the Chrysalis IC via connector 1900. The Chrysalis compresses the I2S audio data into an MPEG1-L2/AC3 audio stream.

#### Front-end I2S

IC7400 (Chrysalis) interfaces directly to the Basic Engine (BE) via connectors 1100 (clock and data) and 1105 (control). For future use (with AV3 BE module, HDD, or card reader) it also interfaces to an IDE bus via connector 1102. It buffers the data streams that are coming from (or going to) these hardware modules.

In the Chrysalis, the video MPEG2 stream and the audio AC3 stream are multiplexed into an I2S stream. The serial data are sent to the Basic Engine for recording.

## 9.7.3 Playback Mode

During playback, the serial data from the Basic Engine is going directly to the PNX7100 via the serial front-end I2S interface. The PNX7100 is an MPEG CoDec and has the following outputs:

- To the analogue board: analogue video RGB, YC, CVBS on connector 1904.
- I2S audio (PCM format) on connector 1900.
- SPDIF audio (digital audio output) on connector 1904.
- Progressive video on connector 1704.
- Communication gateway (RS232) on connector 1104.

## 9.7.5 Clock Distribution

## Clock distribution on Chrysalis board




Figure 9-10

The PNX7100 has a complex clock system, which is needed to support the processes running at different frequencies such as video decoding, audio decoding or peripheral I/O devices etc. To ensure a synchronous initialisation of all the registers and state machines, all the PLLs are switched to their default frequency and the reset sequence is run at 4 MHz. Then when the booting control unit is correctly initialized and once it has captured all the booting parameters, it sets the PLLs to its functional frequency to allow the modules to run at their nominal frequencies. Thanks to a clock blocking mechanism, the frequency switching is glitch free.

## 9.7.4 Basic Engine Interfaces

**AV2 Basic Engine (VAE8015 and VAE8020)**

The UART interface (for the S2B commands) between the Chrysalis and the servo processor (MACE3 on the BE module), controls the AV2 Basic Engine during record and playback mode. For data transport, an I2S bus is used. For detailed information on the AV2 BE module, see Service Manual 3122 785 12470.

**AV3 Basic Engine (VAE8030)**

To be prepared for new developments, the Chrysalis Digital Board is equipped with two IDE busses (ATAPI). They can be used for connecting to the new generation Basic Engine (e.g. the AV3), a Hard Disc Drive (HDD), or a Smart Card Reader.

**System clocks:**

- PNX7100 (IC7400, pins AF9 and AF10): 4 MHz provided by the xtal oscillator 7402.
- SAA7118 (IC7004, pins A3 and B4): 24.576 MHz provided by xtal 1001.
- ADV7196 (IC7703, pin 25): 27 MHz provided by PNX7100.
- SDRAM (IC7804 and 7808, pin 38): 133 MHz provided by the PNX7100.
- 1394-LINK (IC7201, pin 88): 49.152 MHz provided by 1394-PHY.
- 1394-PHY (IC7200, pins 59 and 60): 24.576 MHz provided by xtal 1201.

### 9.7.6 Power Supply

The Digital Board is not powered in standby mode. The control signal 'ION' (Inverse On), coming from the analogue board, will enable the PSU, and power the digital board.

- ION = High: the digital board is in powered down standby mode.
- ION = Low: the power supply to the digital board is enabled.

The 3V3, +5V, -5V, and +12V come from the PSU, while the 1V8 core voltage is generated on the board by a low voltage buck controller (item 7501). It provides the control for a DC-DC power solution producing an 1.8V output voltage over a wide current range. The NCP1570-based solution is powered from

### 9.7.8 Reset

#### Reset concept Chrysalis board




Figure 9-11

The voltage detector NCP303LSN29 (IC7600) provides the reset signal PNX7100\_RESETn (active low) with the correct timing behavior. This circuitry functions as a Power-On Reset (POR) module, which detects the minimum functional voltage that is needed by the device. It also detects any voltage drop. When the power voltage is outside the nominal range, a reset signal is generated by the POR module and fed to the reset module which controls the individual reset of the different peripherals and processing units.

There are two control lines which can overrule this reset signal:

- IRESET\_DIG (controlled by the microprocessor on the Analogue Board).
- EJTAG\_RESETn (only for production).

They can pull the output of the NCP303LSN29 (item 7106) down via a shottky diode.

So when the output signal PNX7100\_RESETn is 'low', the board will reset. When this signal is 'high', the board is up and running.

The PNX7100\_SYS\_RESETn is a general enabling signal for the different reset lines. All other reset lines are directly driven from Chrysalis port pins (e.g. MPIO13\_IDE1\_RESETn). All

12 V with the output derived from the 3V3 supply. It contains all required circuitry for a synchronous NFET (IC7500-1 and -2) buck regulator.

### 9.7.7 Memory

Several memories are used on the Chrysalis Digital Board:

- EEPROM IC7810: this memory contains all the necessary boot parameters of the board.
- EEPROM IC7809: this memory contains all the necessary parameters for the application.
- FLASH IC7807(05/11): this memory contains the application-, diagnosis-, and service software.

reset lines are logically connected via 74LVC08D (item 7104) and (item 7107) AND-gates. If both reset signals are low, all other external devices are initialised.

### 9.7.9 I2C Bus

The PNX7100 is the master of the I2C bus (during reset, external I2C masters are allowed). The following ICs are controlled by the I2C bus:

- IC7809.
- IC7810 NVRAMs.
- IC7004 VIP.
- IC7700 FLI2301 Video De-interlacer Line Doubler (for Chrysalis-F boards).
- IC7703 ADV7196 Video Enc (for progressive scan done by Chrysalis).

### 9.7.10 I/O Connectors

#### AIO Connector (item 1900)

The Audio In/Out (AIO) connector is used to interchange digital audio signals between Analog- and Digital Board.

**DAIO Connector (item 1901)**

The Digital Audio In/Out (DAIO) connector is used to interchange digital audio (SPDIF) signals between the IOE-Board and the Digital Board.

**VIO Connector (item 1904)**

The Video In/Out (VIO) connector is used to interchange analogue video signals between Analog- and Digital-Board.

**9.7.11 Progressive Scan****Introduction**

There are two versions foreseen, to generate a progressive scan analogue video output:

- In the standard Chrysalis board, the 'low end' progressive video output is generated by the PNX7100.
- In the Chrysalis 'F', the 'high end' progressive output is generated by the Faroudja FLI2301. This IC offers additional DCDI, upscaling to HDTV, and picture enhancement.

**Description**

The progressive scan part is integrated in the Digital Board and built around the FLI2301 de-interlace/line doubler (7701). This I2C controlled de-interlace uses a 64Mbit SDRAM (32bit x 2M) to perform high quality de-interfacing (meshing). The de-interlace gets its digital YUV input data from the PNX7100 (7400). The format of the digital YUV input to the FLI2301 is CCIR656 with separated Hsync, Vsync, and odd/even signal running on 27MHz.

**9.8 Service UART Interface**

Logic IC 74HCT14D (item 7111) is used to make a level conversion from microprocessor (LVTTL) to  $\pm 5V$  (compatible with most RS232 interfaces) and vice versa. The control line MPIO19\_CTL\_SERVICE is used to activate service and diagnostic SW at start up procedure. The connectivity is provided via an external service tool.

**9.9 EPG Nafta Board****9.9.1 General**

Two ASICs from Gemstar, GS501 (item 7100) and GS502 (item 7201), generate the EPG OSD. The host P controls both ICs via the I2C bus (pins 45 and 48). A RAM memory (item 7102) and a Flash memory with the firmware (item 7101) belong also to the periphery of these ASICs. A PIC processor (item 7303) generates the POR\_N reset for this system. The POR\_DC reset comes from the set, and is active after AC power 'on'. A port expander from the host, controls the EXT\_RESET signal. This port expander (item 7200) is also used for switching the video paths on the EPG board.

Either the board works in 'Loop Trough' mode, or (for EPG) the output path is switched to the 'EPG RGB' video.


**Blockdiagramm EPG-Modul Nafta**

Figure 9-12

### 9.9.2 Loop trough

For 'Loop Trough' the input video signals (CVBS, Y/C, YUV, and YUV-progressive) from the Digital board are passing three video switches before going to the Analog board.

- Item 7503 for CVBS and Y/C.
- Item 7502 for YUV-interlaced.
- Item 7501 for YUV-progressive.

### 9.9.3 EPG RGB Video

A V-sync and H-sync (for progressive = 2H-sync) are necessary for outputting an RGB video. A sync separator (item 7703) generates these syncs. Input for the sync separator is either the 1fh or the 2fh luminance signal from the Digital board. A video switch (item 7700) makes the selection. For progressive video, the signal must be attenuated (item 7701).

The RGB signal goes via emitter followers (items 7202, 7203, and 7204) to an RGB-to-YUV converter and to an RGB-to-CVBS, Y/C converter.

The RGB-to-YUV converter consists of four OpAmp's, which are necessary for RGB/YUV conversion (item 7600-B, -C, and -D) and for adding the C-sync to the Y signal (item 7600-A).

The RGB-to-CVBS, Y/C conversion is realized by IC7602. The oscillator (item 7601) is necessary for generating the chroma carrier.

With transistor 7603 the conversion stages can be switched 'off' for power saving.

For the PIP (Picture in Picture) feature, the D\_CVBS video signal from the Digital board is used. This signal is fed to Pin 10 of IC7201. For scanning the EPG data, the A\_YCVBS signal from the Analogue board is fed to pin 8 of IC7201.

### 9.9.4 Power supply

The supply for the video stages and the EPG digital part, are generated via DC-DC converters (items 7400, 7401, and 7403) out of the 12STBY.

## 9.10 EPG Europe Board

### 9.10.1 General

The ARM7 based microprocessor (item U1) and an ASIC (Gemstar GSA03, item U2) generates the EPG OSD data (RGB or YUV-interl./progr.). The host P on the Digital board, controls both ICs via the I2C bus. A RAM memory (item U7)

and two Flash memories (items U8 and U9) with the firmware and EPG data, belong also to the periphery of the ASIC. A resistor and capacitor (items R1 and C6) generate the reset for this system. The IPOR reset comes from the set and is active after main power 'on'. A port expander from the host, controls the nGCLR reset signal. This port expander (item U31) is also used for switching the video paths on the EPG board.




Figure 9-13

Either the board works in 'Loop Trough' mode, or (for EPG) the output path is switched to the 'EPG RGB' video.

### 9.10.2 Loop Trough

For 'Loop Trough', the input video signals (CVBS, Y, C, RGB, YUV-interlaced, and YUV-progressive) from the digital board are passing three video switches before going to the Analogue board.

- Item U15 for CVBS and Y/C selection between EPG and Loop trough.
- Items U16, U18, and U19 (and periphery) for RGB selection between EPG and Loop trough.
- Items U42 and U17 for YUV-interlaced and YUV-progressive selection between EPG and Loop trough. These signals are amplified (items U13B, C, and D) for driving a 75-Ohm output.

**Note:** RGB and YUV-interlaced (VR\_DVD, UB\_DVD, YG\_DVD) are the same signals. It depends on the software, which signal is chosen.

### 9.10.3 EPG RGB

A V-sync and H-sync (for progressive = 2H-sync) are necessary for outputting an EPG video. A sync separator (item U10) generates these syncs. Input for the sync separator is either the 1<sup>st</sup> or the 2<sup>nd</sup> luminance signal from the Digital board. A video switch (item U50) makes the selection.

The EPG signal goes via a PIP-inserter IC (item U11 and peripherals) that inserts a PIP (Picture In Picture) into the EPG OSD. Source for this PIP is the CVBS signal from the digital board.

When the PIP output is a YUV signal, the Y signal is without a sync. Therefore, this sync must be added with item U13A.

For RGB-to-CVBS, Y/C conversion is realized by a PAL conversion IC (item U14). The oscillator (item Y5) is necessary for generating the chroma carrier.

For scanning EPG data, the A\_YCVBS signal from the Analog board is used. This signal is fed to pin 189 of item U2. There is also a sync from the Analog board necessary. A discrete circuit (items Q18-Q23 and periphery) generates it.

### 9.10.4 Power supply

The supply for the video stages and the EPG digital part are generated via DC-DC converters and linear regulators (items U28, U40, and U41) out of the 12VSTBY.

## 9.11 I/O Extension Board

This board feeds the internal S/PDIF signal from the Digital board to an optical and/or digital out connector. For European players, also an YUV output is present on this board.



9.12 IC Descriptions

9.12.1 Display Board

IC 7103 TMP87CH74F Display Board, Front Microprocessor

Block Diagram




Figure 9-14

## Pin Function

Pin Name	Input / Output	Function	
P07 to P03	I/O	Two 8-bit programmable input/output ports (tri-state).	
P02 (SO1)	I/O (Output)	Each bit of these ports can be individually configured as an input or an output under software control. When used as a SIO input/output, an External interrupt input, a timer/counter input, the latch must be set to "0". When used as a PPG output or divider output, the latch must be set to "1".	SIO1 serial data Output
P01 (SI1)	I/O (Input)		SIO1 serial data Input
P00 (SCK1)	I/O (I/O)		SIO1 serial clock input/output
P17 (INT4/TC3)	I/O (Input)		External interrupt input 4 or Timer/Counter 3 input
P16 (INT2)		External interrupt input 2	
P15 (INT3/TC1)		External interrupt input 3 or Timer/Counter 1 input	
P14 (TC4/PDO/PWM)		Timer counter 4 input or 8-bit programmable divider output or 8-bit PWM output	
P13 (DVO)		Divider output	
P12 (TC2/PPG)		Timer counter 2 input or Programmable pulse generator output	
P11 (INT1)		External interrupt input 1	
P10 (INT0)		External interrupt input 0	
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch. When used as input port, or external interrupt input, STOP mode release signal input, the latch must be set to "1".	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used and XTOUT is opened.
P21 (XTIN)	I/O (Input)		External interrupt input 5 or STOP mode release signal input
P20 (INT5/STOP)			
P32 (SCK0)	I/O (I/O)	3-bit programmable input/output ports (Sink open drain).	SIO0 serial clock input/output
P31 (SDA/SO0)	I/O (I/O/Output)	Each bit of these ports can be individually configured as an input or an output under software control. When used as a I <sup>2</sup> C input/output, the latch must be set to "1".	I <sup>2</sup> Cbus serial data input/output or SIO0 serial data output
P30 (SCL/SI0)			I/O (I/O/Input)
P47 (AIN7) to P40 (AIN0)	I/O (Input)	8-bit programmable input/output ports (tri-state). Each bit of these ports can be individually configured as an input or an output under software control. When used as a analog input, the P4CR must be set to "0".	A/D converter analog inputs
P53 (AIN13) to P50 (AIN10)	I/O (Input)	4-bit programmable input/output ports (tri-state). Each bit of these ports can be individually configured as an input or an output under software control. When used as a analog input, the P5CR must be set to "0".	A/D converter analog inputs
P67 (V7) to P60 (V0)	I/O (Output)	Four 8-bit high breakdown voltage output ports with the latch. When used as a VFT driver output, the latch must be cleared to "0".	VFT driver outputs
P77 (V15) to P70 (V8)			
P87 (V23) to P80 (V16)			
P97 (V31) to P90 (V24)			
PD4 (V36) to PD0 (V32)	I/O (Output)	5-bit high breakdown voltage output ports with the latch. When used as a VFT driver output, the latch must be cleared to "0".	

Figure 9-15

Pin Name	Input / Output	Function
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset outputted.
TEST	Input	Test pin for out-going test. Be tied to low.
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)
VKK		VFT driver power supply
VAREF, VASS		Analog reference voltage inputs (High, Low)

Figure 9-16

## 9.12.2IC's Analog Board

## IC7408: STV6618 Analog Board, Video Switch Matrix

STV6618

GENERAL OVERVIEW

## 1.2 Pin Description

Pin No.	Symbol	Description
1	Y/CVBSIN_TUN	Y/CVBS Input from Tuner
2	DIGOUT3	Digital Output Pin 3
3	GND1	Ground Supply 1 for Video Inputs
4	CVBSIN_ENC	CVBS Input from Encoder
5	DECV	Video decoupling capacitor
6	CIN_ENC	Chroma Input from Encoder
7	YIN_ENC	Y Input from Encoder
8	V <sub>CC</sub>	+5 V Power Supply for Video Inputs
9	R/PR/CIN_ENC	Red or Pr or Chroma Input from Encoder
10	G/YIN_ENC	Green or Y Input from Encoder
11	B/PBIN_ENC	Blue or Pb Input from Encoder
12	GND2	Ground Supply 2 for Video Inputs
13	B/PBIN_AUX	Blue or Pb Input from Auxiliary (SCART2 or external Cinch)
14	DIGOUT4	Digital Output Pin 4
15	G/YIN_AUX	Green or Y Input from Auxiliary (SCART2 or external Cinch)
16	DIGOUT5	Digital Output Pin 5
17	R/PR/CIN_AUX	Red or Pr or Chroma input from Auxiliary (SCART2 or external Cinch)
18	DIGOUT6	Digital Output Pin 6
19	Y/CVBSIN_AUX	Y/CVBS Input from Auxiliary (SCART2 or external Cinch)
20	VCCB_REC	Video Output Recorder Buffer Supply Pin
21	Y/CVBSOUT_REC	Y/CVBS Output to Recorder
22	GNDB_REC	Ground Supply for Recorder Buffer
23	COUT_AUX	Chroma Output to Auxiliary (SCART2 or external Cinch)
24	VCCB1	Video Output Buffer Supply Pin
25	Y/CVBSOUT_AUX	Y/CVBS Output to Auxiliary (SCART2 or external Cinch)
26	GNDB	Ground Supply for Video Buffer
27	B/PBOUT_TV	Blue or Pb Output to TV (SCART1 or external Cinch)
28	C_GATE	External Transistor Command for Bidirectional B/C SCART I/O
29	G/YOUT_TV	Green or Y Output to TV (SCART1 or external Cinch)
30	VCCB2	Video Buffer
31	R/PR/COUT_TV	Red or Pr or Chroma Output to TV (SCART1 or external Cinch)
32	VCCB3	Video Output Buffer Supply Pin
33	Y/CVBSOUT_TV	Y/CVBS Output to TV (SCART1 or external Cinch)
34	FBOUT_TV	Fast Blanking Output to TV (SCART1)
35	FBIN_AUX	Fast Blanking Input from Auxiliary (SCART2)

Pin No.	Symbol	Description
36	VDD	+5 V Digital Power Supply
37	SCL	PC Bus Clock
38	SDA	PC Bus Data
39	GNDD	Digital Ground Supply
40	CIN_TV	Chroma Input from TV (SCART1 or external Cinch)
41	Y/CVBSIN_TV	Y/CVBS Input from TV (SCART1 or external Cinch)
42	DIGOUT1	Digital Output Pin 1
43	CIN_TUN	Chroma Input from Tuner
44	DIGOUT2	Digital Output Pin 2

Figure 2: STV6618 Input/Output Diagram






Figure 3: STV6618 Block Diagram



## IC7411: NJM2285 Analog Board, Video Switch



NJM2285D  
NJM2285M  
NJM2285V

IC7313 TEA 1507 Analog Board, Power Supply Control

BLOCK DIAGRAM





Fig.2 Block diagram.



## IC7404: AD1582 Analog Board, Digital/Analogue Converter

## FUNCTIONAL BLOCK DIAGRAM



AD1852

## PIN FUNCTION DESCRIPTIONS

Pin	Input/Output	Pin Name	Description
1	I	DGND	Digital Ground.
2	I	MCLK	Master Clock Input. Connect to an external clock source at either 256 F <sub>S</sub> , 384 F <sub>S</sub> , 512 F <sub>S</sub> , 768 F <sub>S</sub> , or 1024 F <sub>S</sub> .
3	I	CLATCH	Latch Input for Control Data. This input is rising-edge sensitive.
4	I	CCLK	Control Clock Input for Control Data. Control input data must be valid on the rising edge of CCLK. CCLK may be continuous or gated.
5	I	CDATA	Serial Control Input, MSB first, containing 16 bits of unsigned data per channel. Used for specifying channel-specific attenuation and mute.
6		NC	No Connect.
7	I	192/48	Selects 48 kHz (LO) or 192 kHz Sample Frequency.
8	O	ZEROR	Right Channel Zero Flag Output. This pin goes HI when Right Channel has no signal input for more than 1024 LR Clock Cycles.
9	I	DEEMP	De-Emphasis. Digital de-emphasis is enabled when this input signal is HI. This is used to impose a 50 μs/15 μs response characteristic on the output audio spectrum at an assumed 44.1 kHz sample rate. Curves for 32 kHz and 48 kHz sample rates may be selected via SPI control register.
10	I	96/48	Selects 48 kHz (LO) or 96 kHz Sample Frequency.
11, 15	I	AGND	Analog Ground.
12	O	OUTR+	Right Channel Positive Line Level Analog Output.
13	O	OUTR-	Right Channel Negative Line Level Analog Output.
14	O	FILTR	Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage reference with parallel 10 μF and 0.1 μF capacitors to the AGND.
16	O	OUTL-	Left Channel Negative Line Level Analog Output.
17	O	OUTL+	Left Channel Positive Line Level Analog Output.
18	I	AVDD	Analog Power Supply. Connect to Analog 5 V Supply.
19		FILTB	Filter Capacitor Connection. Connect 10 μF capacitor to AGND (Pin 15).
20	I	IDPM1	Input Serial Data Port Mode Control One. With IDPM0, defines 1 of 4 serial modes.
21	I	IDPM0	Input Serial Data Port Mode Control Zero. With IDPM1, defines 1 of 4 serial modes.
22	O	ZEROL	Left Channel Zero Flag Output. This pin goes HI when Left Channel has no signal input for more than 1024 LR Clock Cycles.
23	I	MUTE	Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal operation.
24	I	RESET	Reset. The AD1852 is reset on the rising edge of this signal. The serial control port registers are reset to the default values. Connect HI for normal operation.
25	I	L/RCLK	Left/Right Clock Input for Input Data. Must run continuously.
26	I	BCLK	Bit Clock Input for Input Data. Need not run continuously; may be gated or used in a burst fashion.
27	I	SDATA	Serial Input, MSB first, containing two channels of 16, 18, 20, and 24 bits of twos complement data per channel.
28	I	DVDD	Digital Power Supply Connect to digital 5 V supply.

Table I. Serial Data Input Mode

IDPM1 (Pin 20)	IDPM0 (Pin 21)	Serial Data Input Format
0	0	Right-Justified
0	1	I <sup>2</sup> S-Compatible
1	0	Left-Justified
1	1	DSP

9.12.3IC's Digital Board 1.5

IC7100: VSM Digital Board 1.5, Versatile Stream Manager




Figure 2.1: VSM Overview

# PINNING

## OVERVIEW

Name	Pins	Type	Function
<b>System</b>			
RESETn	1	In	
SYSCLK (27MHz)	1	In	
<b>Host Interface</b>			
HO_A(21:1)	21	In	
HO_D(15:0)	16	In/Out	
HO_BEn(1:0)	2	In	
HO_RWn	1	In	
HO_CSLn	1	In	
HO_CSHn	1	In	
HO_A22	1	In	
HO_WAIT	1	Out	
HO_PROCCLK	1	In	
<b>Memory Interface</b>			
M_A(13:0)	14	Out	
M_DQ(15:0)	16	In/Out	
M_RASn	1	Out	
M_CASn	1	Out	
M_WEn	1	Out	
M_LDQM	1	Out	
M_UDQM	1	Out	
M_CLKOUT	1	Out	
M_CLKEN	1	Out	
<b>Basic Engine Interface</b>			
BE_BCLK	1	In	
BE_DATI	1	In	
BE_WCLK	1	In	
BE_SYNC	1	In/Out	
BE_FLAG	1	In	
BE_V4	1	In	
BE_DATO	1	Out	
<b>Video Encoder Interface</b>			
VE_D(15:0)	16	In	
VE_DS <sub>n</sub>	1	Out	
VE_DTACK <sub>n</sub>	1	In	
VE_VIP_ERROR	1	In	Signal coming from SAA7114
<b>Audio Encoder Interface</b>			
AE_CS <sub>n</sub>	1	Out	
AE_BCLK	1	In/Out	(CR151,CR157)
AE_WCLK	1	In/Out	(CR151,CR157)
AE_DATA	1	In	(CR157)

Decoder Interface			
D_PAR_D(7:0)	8	Out	
D_PAR_DVALID	1	Out	
D_PAR_STR	1	Out	
D_PAR_REQ	1	In	
D_PAR_SYNC	1	Out	
D_WCLK	1	Out	
D_V4	1	Out	
Audio Clock Control			
ACC_FID	1	In	(CR200)
ACC_PWM	1	Out	
ACC_ACLK_OSC	1	In	
ACC_ACLK_DAI	1	In	
ACC_ACLK_PLL	1	In	
ACC_ACLK_DEC	1	Out	
VBI Extractor			
VBI_IPD(7:0)	8	In	
VBI_ICLK	1	In	
UART 1			
UART1_RX	1	In	
UART1_TX	1	Out (OC)	
UART1_CTSn	1	In	
UART1_RTSn	1	Out (OC)	
UART 2			
UART2_RX	1	In	
UART2_TX	1	Out (OC)	
UART2_CTSn	1	In	
UART2_RTSn	1	Out (OC)	
UART 3 (VSM1B)			
UART3_RX	1	In	
UART3_TX	1	Out	
UART3_CTSn	1	In	
UART3_RTSn	1	Out	
Interrupt Controller			
EXTINT(3:0)	4	In	From: VEnc, AEnc, BE, VSync (STi5505)
CPUINT(1:0)	2	Out (OC)	
JTAG			
TCK	1	In	Boundary Scan
TDI	1	In	
TDO	1	Out/Z	
TMS	1	In	
TRSTn	1	In	
Test			
TEST0	1	In	Amsal Test
TEST1	1	In	
Power Supply			
VDD	20	Power	10% of total pins package
VSS	20	Power	10% of total pins package
<b>Total Pins</b>	<b>208</b>		

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

5 BLOCK DIAGRAM




Fig.1 Block diagram.

MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

## 6 PINNING

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
V <sub>SSP</sub>	1	ground	–	pad ground
SDATA1	2	input	–	I <sup>2</sup> S-bus serial data input port 1 with internal pull-down resistor
SCLK1	3	input/output	4	I <sup>2</sup> S-bus serial clock port 1 with internal pull-down resistor
SWS1	4	input/output	4	I <sup>2</sup> S-bus word select port 1 with internal pull-down resistor
V <sub>DDP</sub>	5	supply	–	pad ring supply voltage (3.3 V)
SDATA2	6	input/output	4	I <sup>2</sup> S-bus serial data port 2 with internal pull-down resistor
SCLK2	7	input/output	4	I <sup>2</sup> S-bus serial clock port 2 with internal pull-down resistor
SWS2	8	input/output	4	I <sup>2</sup> S-bus word select port 2 with internal pull-down resistor
ACLK	9	output	4	audio clock output (256 × f <sub>s</sub> or 384 × f <sub>s</sub> )
V <sub>SSP</sub>	10	ground	–	pad ground
IDQ	11	input	–	reserved (recommended connect to pin V <sub>SSP</sub> ) with internal pull-down resistor
YUV0	12	input	–	video input signal bit 0 (LSB)
YUV1	13	input	–	video input signal bit 1
YUV2	14	input	–	video input signal bit 2
YUV3	15	input	–	video input signal bit 3
YUV4	16	input	–	video input signal bit 4
YUV5	17	input	–	video input signal bit 5
YUV6	18	input	–	video input signal bit 6
YUV7	19	input	–	video input signal bit 7 (MSB)
V <sub>SSP</sub>	20	ground	–	pad ground
HSYNC	21	input	–	horizontal sync input (video) with internal pull-down resistor
VSYNC	22	input	–	vertical sync input (video) with internal pull-down resistor
FID	23	input	–	video field identification input (odd/even field) with internal pull-down resistor
VCLK1	24	input	–	video clock input 1 (27 MHz) with internal pull-down resistor
V <sub>SSCO</sub>	25	ground	–	core ground
V <sub>SSCO</sub>	26	ground	–	core ground
V <sub>DDCO</sub>	27	supply	–	core supply voltage (2.5 V)
V <sub>DDCO</sub>	28	supply	–	core supply voltage (2.5 V)
V <sub>DDP</sub>	29	supply	–	pad ring supply voltage (3.3 V)
VCLK2	30	input	–	video clock input 2 (27 MHz) with internal pull-down resistor
PDOAV	31	3-state output	4	parallel stream data output for audio/video identifier
PDIDS	32	input	–	parallel stream data input for data strobe (request for packet in Data Expansion Bus Interface (DEBI) slave mode) with internal pull-up resistor
PDOSYNC	33	3-state output	4	parallel stream data output for packet sync
V <sub>SSP</sub>	34	ground	–	pad ground
PDOVAL	35	3-state output	4	parallel stream data valid output with internal pull-up resistor
PDO0	36	3-state output	4	parallel stream data output bit 0 (LSB)

MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
PDO1	37	3-state output	4	parallel stream data output bit 1
PDO2	38	3-state output	4	parallel stream data output bit 2
V <sub>DDP</sub>	39	supply	–	pad ring supply voltage (3.3 V)
PDO3	40	3-state output	4	parallel stream data output bit 3
PDO4	41	3-state output	4	parallel stream data output bit 4
PDO5	42	3-state output	4	parallel stream data output bit 5
PDO6	43	3-state output	4	parallel stream data output bit 6
V <sub>SSP</sub>	44	ground	–	pad ground
PDO7	45	3-state output	4	parallel stream data output bit 7 (MSB)
PDIOCLK	46	input/output	4	parallel stream clock input/output
I2CADDRSEL	47	input	–	I <sup>2</sup> C-bus address select input with internal pull-up resistor
SD_DQ15	48	input/output	8	SDRAM data input/output bit 15 (MSB)
V <sub>DDP</sub>	49	supply	–	pad ring supply voltage (3.3 V)
SD_DQ0	50	input/output	8	SDRAM data input/output bit 0 (LSB)
SD_DQ14	51	input/output	8	SDRAM data input/output bit 14
SD_DQ1	52	input/output	8	SDRAM data input/output bit 1
V <sub>SSP</sub>	53	ground	–	pad ground
SD_DQ13	54	input/output	8	SDRAM data input/output bit 13
SD_DQ2	55	input/output	8	SDRAM data input/output bit 2
SD_DQ12	56	input/output	8	SDRAM data input/output bit 12
V <sub>DDP</sub>	57	supply	–	pad ring supply voltage (3.3 V)
SD_DQ3	58	input/output	8	SDRAM data input/output bit 3
SD_DQ11	59	input/output	8	SDRAM data input/output bit 11
SD_DQ4	60	input/output	8	SDRAM data input/output bit 4
SD_DQ10	61	input/output	8	SDRAM data input/output bit 10
V <sub>SSP</sub>	62	ground	–	pad ground
SD_DQ5	63	input/output	8	SDRAM data input/output bit 5
SD_DQ9	64	input/output	8	SDRAM data input/output bit 9
SD_DQ6	65	input/output	8	SDRAM data input/output bit 6
SD_DQ8	66	input/output	8	SDRAM data input/output bit 8
V <sub>DDP</sub>	67	supply	–	pad ring supply voltage (3.3 V)
SD_DQ7	68	input/output	8	SDRAM data input/output bit 7
SD_DQM1	69	output	8	SDRAM data mask enable output bit 1
SD_DQM0	70	output	8	SDRAM data mask enable output bit 0 (LSB)
SD_WE	71	output	8	SDRAM write enable output (active LOW)
V <sub>SSP</sub>	72	ground	–	pad ground
SD_CAS	73	output	8	SDRAM column address strobe output (active LOW)
SD_CLK	74	output	8	SDRAM clock output
SD_RAS	75	output	8	SDRAM row address strobe output (active LOW)
SD_CKE	76	output	8	SDRAM clock enable output



MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
V <sub>SSCO</sub>	77	ground	–	core ground
V <sub>SSCO</sub>	78	ground	–	core and substrate ground
V <sub>DDCO</sub>	79	supply	–	core supply voltage (2.5 V)
V <sub>DDCO</sub>	80	supply	–	core supply voltage (2.5 V)
V <sub>DDP</sub>	81	supply	–	pad ring supply voltage (3.3 V)
SD_CS	82	output	8	SDRAM chip select output (active LOW)
SD_A13	83	output	8	SDRAM address output bit 13 (bank selection for 64 Mbit)
SD_A9	84	output	8	SDRAM address output bit 9
SD_A8	85	output	8	SDRAM address output bit 8
V <sub>SSP</sub>	86	ground	–	pad ground
SD_A11	87	output	8	SDRAM address output bit 11 (bank selection for 16 Mbit)
SD_A7	88	output	8	SDRAM address output bit 7
SD_A12	89	output	8	SDRAM address output bit 12 (bank selection for 64 Mbit)
SD_A6	90	output	8	SDRAM address output bit 6
V <sub>DDP</sub>	91	supply	–	pad ring supply voltage (3.3 V)
SD_A10	92	output	8	SDRAM address output bit 10
SD_A5	93	output	8	SDRAM address output bit 5
SD_A0	94	output	8	SDRAM address output bit 0 (LSB)
SD_A4	95	output	8	SDRAM address output bit 4
V <sub>SSP</sub>	96	ground	–	pad ground
SD_A1	97	output	8	SDRAM address output bit 1
SD_A3	98	output	8	SDRAM address output bit 3
SD_A2	99	output	8	SDRAM address output bit 2
SD_DQM3	100	output	8	reserved (do not connect)
V <sub>DDP</sub>	101	supply	–	pad ring supply voltage (3.3 V)
SD_DQM2	102	output	8	reserved (do not connect)
SD_DQ31	103	input/output	8	reserved (do not connect)
SD_DQ16	104	input/output	8	reserved (do not connect)
V <sub>SSP</sub>	105	ground	–	pad ground
SD_DQ30	106	input/output	8	reserved (do not connect)
SD_DQ17	107	input/output	8	reserved (do not connect)
SD_DQ29	108	input/output	8	reserved (do not connect)
V <sub>DDP</sub>	109	supply	–	pad ring supply voltage (3.3 V)
SD_DQ18	110	input/output	8	reserved (do not connect)
SD_DQ28	111	input/output	8	reserved (do not connect)
SD_DQ19	112	input/output	8	reserved (do not connect)
SD_DQ27	113	input/output	8	reserved (do not connect)
V <sub>SSP</sub>	114	ground	–	pad ground
SD_DQ20	115	input/output	8	reserved (do not connect)
SD_DQ26	116	input/output	8	reserved (do not connect)

MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
V <sub>SSCO</sub>	77	ground	–	core ground
V <sub>SSCO</sub>	78	ground	–	core and substrate ground
V <sub>DDCO</sub>	79	supply	–	core supply voltage (2.5 V)
V <sub>DDCO</sub>	80	supply	–	core supply voltage (2.5 V)
V <sub>DDP</sub>	81	supply	–	pad ring supply voltage (3.3 V)
SD_CS	82	output	8	SDRAM chip select output (active LOW)
SD_A13	83	output	8	SDRAM address output bit 13 (bank selection for 64 Mbit)
SD_A9	84	output	8	SDRAM address output bit 9
SD_A8	85	output	8	SDRAM address output bit 8
V <sub>SSP</sub>	86	ground	–	pad ground
SD_A11	87	output	8	SDRAM address output bit 11 (bank selection for 16 Mbit)
SD_A7	88	output	8	SDRAM address output bit 7
SD_A12	89	output	8	SDRAM address output bit 12 (bank selection for 64 Mbit)
SD_A6	90	output	8	SDRAM address output bit 6
V <sub>DDP</sub>	91	supply	–	pad ring supply voltage (3.3 V)
SD_A10	92	output	8	SDRAM address output bit 10
SD_A5	93	output	8	SDRAM address output bit 5
SD_A0	94	output	8	SDRAM address output bit 0 (LSB)
SD_A4	95	output	8	SDRAM address output bit 4
V <sub>SSP</sub>	96	ground	–	pad ground
SD_A1	97	output	8	SDRAM address output bit 1
SD_A3	98	output	8	SDRAM address output bit 3
SD_A2	99	output	8	SDRAM address output bit 2
SD_DQM3	100	output	8	reserved (do not connect)
V <sub>DDP</sub>	101	supply	–	pad ring supply voltage (3.3 V)
SD_DQM2	102	output	8	reserved (do not connect)
SD_DQ31	103	input/output	8	reserved (do not connect)
SD_DQ16	104	input/output	8	reserved (do not connect)
V <sub>SSP</sub>	105	ground	–	pad ground
SD_DQ30	106	input/output	8	reserved (do not connect)
SD_DQ17	107	input/output	8	reserved (do not connect)
SD_DQ29	108	input/output	8	reserved (do not connect)
V <sub>DDP</sub>	109	supply	–	pad ring supply voltage (3.3 V)
SD_DQ18	110	input/output	8	reserved (do not connect)
SD_DQ28	111	input/output	8	reserved (do not connect)
SD_DQ19	112	input/output	8	reserved (do not connect)
SD_DQ27	113	input/output	8	reserved (do not connect)
V <sub>SSP</sub>	114	ground	–	pad ground
SD_DQ20	115	input/output	8	reserved (do not connect)
SD_DQ26	116	input/output	8	reserved (do not connect)

MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
SD_DQ21	117	input/output	8	reserved (do not connect)
SD_DQ25	118	input/output	8	reserved (do not connect)
V <sub>DDP</sub>	119	supply	–	pad ring supply voltage (3.3 V)
SD_DQ22	120	input/output	8	reserved (do not connect)
SD_DQ24	121	input/output	8	reserved (do not connect)
SD_DQ23	122	input/output	8	reserved (do not connect)
EXTCLK	123	input	–	27 MHz external clock input with internal pull-up resistor
V <sub>SSP</sub>	124	ground	–	pad ground
V <sub>SSA</sub>	125	ground	–	oscillator analog ground
XTALI	126	analog input	–	crystal oscillator input (27 MHz); note 2
XTALO	127	analog output	–	crystal oscillator output (27 MHz)
V <sub>DDA</sub>	128	supply	–	oscillator analog supply voltage (2.5 V)
V <sub>SSCO</sub>	129	ground	–	core ground
V <sub>SSCO</sub>	130	ground	–	core ground
V <sub>DDCO</sub>	131	supply	–	core supply voltage (2.5 V)
V <sub>DDCO</sub>	132	supply	–	core supply voltage (2.5 V)
V <sub>DDP</sub>	133	supply	–	pad ring supply voltage (3.3 V)
TDI	134	input	–	boundary scan test data input; pin must float or set to HIGH during normal operating; with internal pull-up resistor; note 3
TMS	135	input	–	boundary scan test mode select; pin must float or set to HIGH during normal operating; with internal pull-up resistor; note 3
TCK	136	input	–	boundary scan test clock; pin must be set to LOW during normal operating; with internal pull-up resistor; note 3
TDO	137	3-state output	4	boundary scan test data output; pin not active during normal operating; with 3-state output; note 3
V <sub>SSP</sub>	138	ground	–	pad ground
TRST	139	input	–	test reset input (active LOW), for boundary scan test (with internal pull-up); notes 3 and 4
CLKOUT	140	output	4	27 MHz system clock output
TEST0	141	input/output	4	reserved (do not connect)
TEST1	142	input/output	4	reserved (do not connect)
V <sub>DDP</sub>	143	supply	–	pad ring supply voltage (3.3 V)
TEST2	144	input/output	4	reserved (do not connect)
SDA	145	input/open-drain output	–	serial data input/output (I <sup>2</sup> C-bus)
SCL	146	input/open-drain output	–	serial clock input/output (I <sup>2</sup> C-bus)
RESET	147	input	–	reset input (active LOW); with internal pull-up resistor
V <sub>SSP</sub>	148	ground	–	pad ground
RTS	149	output	4	reserved (do not connect); Universal Asynchronous Receiver/Transmitter (UART) request to send output (active LOW)

MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS

SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
CTS	150	input	–	reserved (recommended connect to pin V <sub>DDP</sub> ); UART clear to send input; external static memory select input (active LOW); with internal pull-up resistor
RXD	151	input	–	reserved (recommended connect to pin V <sub>DDP</sub> ); UART receive data; internal boot select input; with internal pull-up resistor
TXD	152	output	4	reserved (do not connect); UART transmit data
V <sub>DDP</sub>	153	supply	–	pad ring supply voltage (3.3 V)
SM_LB	154	input/output	4	reserved (do not connect)
SM_UB	155	input/output	4	reserved (do not connect)
H_IRF	156	3-state output	4	host interrupt ?ag output; with internal pull-up resistor
V <sub>SSP</sub>	157	ground	–	pad ground
SM_OE	158	output	4	reserved (do not connect), static memory output enable output (active LOW)
SM_A9	159	output	4	reserved (do not connect), static memory address output bit 9
SM_A10	160	output	4	reserved (do not connect), static memory address output bit 10
V <sub>DDP</sub>	161	supply	–	pad ring supply voltage (3.3 V)
SM_A8	162	output	4	reserved (do not connect), static memory address output bit 8
SM_A11	163	output	4	reserved (do not connect), static memory address output bit 11
SM_A7	164	output	4	reserved (do not connect), static memory address output bit 7
SM_A12	165	output	4	reserved (do not connect), static memory address output bit 12
V <sub>SSP</sub>	166	ground	–	pad ground
SM_A6	167	output	4	reserved (do not connect), static memory address output bit 6
SM_A13	168	output	4	reserved (do not connect), static memory address output bit 13
SM_A5	169	output	4	reserved (do not connect), static memory address output bit 5
SM_A14	170	output	4	reserved (do not connect), static memory address output bit 14
V <sub>DDP</sub>	171	supply	–	pad ring supply voltage (3.3 V)
SM_WE	172	output	4	reserved (do not connect), static memory write enable output (active LOW)
SM_D7	173	input/output	4	reserved (do not connect), static memory data input/output bit 7 with internal pull-down resistor
SM_D8	174	input/output	4	reserved (do not connect), static memory data input/output bit 8 with internal pull-down resistor
SM_D6	175	input/output	4	reserved (do not connect), static memory data input/output bit 6 with internal pull-down resistor
V <sub>SSP</sub>	176	ground	–	pad ground
SM_D9	177	input/output	4	reserved (do not connect), static memory data input/output bit 9 with internal pull-down resistor
SM_D5	178	input/output	4	reserved (do not connect), static memory data input/output bit 5 with internal pull-down resistor
SM_D10	179	input/output	4	reserved (do not connect), static memory data input/output bit 10 with internal pull-down resistor


MPEG-2 video and MPEG-audio/AC-3 audio  
encoder with multiplexer

SAA6752HS


SYMBOL	PIN	INPUT/OUTPUT <sup>(1)</sup>	I <sub>max</sub> (mA)	DESCRIPTION
SM_D4	180	input/output	4	reserved (do not connect), static memory data input/output bit 4 with internal pull-down resistor
V <sub>SSCO</sub>	181	ground	–	internal pre-driver and substrate ground
V <sub>SSCO</sub>	182	ground	–	core ground
V <sub>DDCO</sub>	183	supply	–	core supply voltage (2.5 V)
V <sub>DDCO</sub>	184	supply	–	internal pre-driver supply voltage (2.5 V)
V <sub>DDP</sub>	185	supply	–	pad ring supply voltage (3.3 V)
SM_D11	186	input/output	4	reserved (do not connect), static memory data input/output bit 11 with internal pull-down resistor
SM_D3	187	input/output	4	reserved (do not connect), static memory data input/output bit 3 with internal pull-down resistor
SM_D12	188	input/output	4	reserved (do not connect), static memory data input/output bit 12 with internal pull-down resistor
SM_D2	189	input/output	4	reserved (do not connect), static memory data input/output bit 2 with internal pull-down resistor
V <sub>SSP</sub>	190	ground	–	pad ground
SM_D13	191	input/output	4	reserved (do not connect), static memory data input/output bit 13 with internal pull-down resistor
SM_D1	192	input/output	4	reserved (do not connect), static memory data input/output bit 1 with internal pull-down resistor
SM_D14	193	input/output	4	reserved (do not connect), static memory data input/output bit 14 with internal pull-down resistor
SM_D0	194	input/output	4	reserved (do not connect), static memory data input/output bit 0 (LSB) with internal pull-down resistor
V <sub>DDP</sub>	195	supply	–	pad ring supply voltage (3.3 V)
SM_D15	196	input/output	4	reserved (do not connect), static memory data input/output bit 15 (MSB) with internal pull-down resistor
SM_CS3	197	output	4	reserved (do not connect), static memory chip select output for external ROM or RAM (active LOW)
SM_A4	198	output	4	reserved (do not connect), static memory address output bit 4
SM_A3	199	output	4	reserved (do not connect), static memory address output bit 3
V <sub>SSP</sub>	200	ground	–	pad ground
SM_A2	201	output	4	reserved (do not connect), static memory address output bit 2
SM_A15	202	output	4	reserved (do not connect), static memory address output bit 15
SM_A1	203	output	4	reserved (do not connect), static memory address output bit 1
SM_A16	204	output	4	reserved (do not connect), static memory address output bit 16
V <sub>DDP</sub>	205	supply	–	pad ring supply voltage (3.3 V)
SM_A0	206	output	4	reserved (do not connect), static memory address output bit 0 (LSB)
SM_A17	207	output	4	reserved (do not connect), static memory address output bit 17 (MSB)
SM_CS0	208	output	4	reserved (do not connect)

IC7700: FLI2200, Digital Board 1.5, Deinterlacer

### Simplified Block Diagram



### Pin description



Pin #	Name	Description
52	NOMEM	No Memory Mode control input. This pin controls the operation of the FLI2200 as follows: When this pin is set low the device is used with external field memories and operates in the full set of deinterlacing modes, i.e., motion adaptive video deinterlacing and full frame film source deinterlacing using 3:2 pulldown detection (2:2 pulldown for 625/50 sources). When this pin is set high the FLI2200 is forced into the intra-field only deinterlacing mode, which requires no external memories, allowing the FLI2200 to be used in low-cost applications where the ultimate video quality is not a requirement. <b>To ensure proper startup of the SDRAMs this pin should be set high during the power-up sequence.</b> This can be overridden by the NMOvr bit, bit 1 in register 05 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 05 <sub>H</sub> for details.
27-18	G/YIN <sub>9,0</sub>	10-bit green or luminance signal input bus. The mode is set by the IFORMAT <sub>2,0</sub> pins. This can be overridden by the IFmtOvr bit, bit 3 in register 00 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 00 <sub>H</sub> for details. This signal is sampled on the rising edge of PIXCLK.
15-6	B/CbIN <sub>9,0</sub>	10-bit blue or Cb chroma signal input bus. The mode is set by the IFORMAT <sub>2,0</sub> pins. This can be overridden by the IFmtOvr bit, bit 3 in register 00 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 00 <sub>H</sub> for details. Bits 6, 4 and 3 in register 08 <sub>H</sub> specify the busses used in the multiplexed modes. In all cases the signals are sampled on the rising edges of PIXCLK. In the Y Cb Cr and Y Pb Pr modes the Cb or Pb signal is sampled on alternate rising edges of PIXCLK in 4:2:2 mode. The frequency of PIXCLK will be 27 MHz in the multiplexed Y/Cb/Cr mode and 13.5 MHz in all other modes. These pins should be tied low when not used.
39-35 32-28	R/CrIN <sub>9,0</sub>	10-bit red or Cr chroma signal input bus. The mode is set by the IFORMAT <sub>2,0</sub> pins. This can be overridden by the IFmtOvr bit, bit 3 in register 00 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 00 <sub>H</sub> for details. Bits 6, 4 and 3 in register 08 <sub>H</sub> specify the busses used in the multiplexed modes. In all cases the signals are sampled on the rising edges of PIXCLK. In the Y Cb Cr mode the Cr signal is sampled on alternate rising edges of PIXCLK in 4:2:2 mode. The frequency of PIXCLK will be 27 MHz in the multiplexed Y/Cb/Cr mode and 13.5 MHz in all other modes. These pins should be tied low when not used.
3	HSYNCREFI	Horizontal sync or reference. The horizontal sync or reference of the input signal should be connected to this pin. The function is programmed with bit 4 in register 00 <sub>H</sub> . The polarity and position of the sync or reference pulse relative to the start of active video are both programmable within a small range. When the FLI2200 is used in the ITU-R BT 601/D1 input mode with embedded syncs (IFormat = 110) this input is not used and should be tied low; in this case all sync information will be derived from the signal.
4	VSYNCREFI	Vertical sync or reference. The vertical sync or reference of the input signal should be connected to this pin. The function is programmed with bit 4 in register 00 <sub>H</sub> . The polarity and position of the sync or reference pulse relative to the start of active video are both programmable within a small range. When the FLI2200 is used in the ITU-R BT 601/D1 input mode with embedded syncs (IFormat = 110) this input is not used and should be tied low; in this case all sync information will be derived from the signal.
5	FLDIN	Field identifier input. The field identifier output of the source signal should be connected to this pin. A low setting signifies an even field and a high level signifies an odd field. When bit 4 in register 00 <sub>H</sub> is set low, the input timing is based on HREF and VREF and this signal is required. When this bit is set high the input timing is based on HSYNC and VSYNC and this signal is generated internally and is not required. When bit 5 in register 06 is set high this signal is also used as the frame boundary identifier for 30 Hz film sources.

## Pin Connections and Functions

Pin #	Name	Description
See list	V <sub>SS</sub>	Ground connections. Connect to the digital ground plane. Pins: 2, 17, 34, 55, 64, 74, 85, 96, 106, 115, 124, 132, 138, 145, 152, 159, 168
See list	V <sub>DD33</sub>	Pad Ring digital power connections. Connect to the digital 3.3 volt power supply and decouple to the digital ground plane. Pins: 1, 33, 63, 73, 84, 95, 105, 114, 123, 137, 144, 151, 167
See list	V <sub>DD25</sub>	Core Logic digital power connections. Connect to the digital 2.5 volt power supply and decouple to the digital ground plane. Pins: 16, 54, 107, 158
43	AV <sub>SS</sub>	Ground connection for the clock PLL circuits. Connect to the digital ground plane
42	AV <sub>DD</sub>	Analog power connections for the clock PLL circuit. Connect to a separately decoupled 2.5 volt power supply and decouple directly to the AV <sub>SS</sub> pin..
49	RESETB	Reset. When this input is set low it will reset all the internal registers to the default states. Refer to the section on the control registers for details of these states. The device must be reset after it is powered-up.
53	OE	When this pin is set high the outputs of the FLI2200 will be enabled; when it is set low the outputs will be set into a high-impedance state.
56-58	IFORMAT <sub>2,0</sub>	Input signal format control. The settings of these pins set the format of the input signal. This can be overridden by the IFmtOvr bit, bit 3 in register 00 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 00 <sub>H</sub> for details.
59-61	OFORMAT <sub>2,0</sub>	Output signal format control. The settings of these pins set the format of the output signal. This can be overridden by the OFmtOvr bit, bit 3 in register 07 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 07 <sub>H</sub> for details.
44-45	DADDR <sub>1,0</sub>	The settings of DADDR <sub>1,0</sub> allow the device address of the control bus to be programmed to prevent conflict with the other devices connected to the bus. DADDR <sub>1,0</sub> allow the device address to be set to any of the following values: C0/C1 <sub>H</sub> , C2/C3 <sub>H</sub> , E0/E1 <sub>H</sub> , E2/E3 <sub>H</sub> . Please refer to the section "Control Bus Operation and Protocol" for further information.
46	MODE	When this pin is set low the control bus will operate in the slave mode; allowing the device to be programmed from an external controller. When it is set high the FLI2200 will self-program from an external I <sup>2</sup> C memory connected to the bus. Please refer to the "Control Bus Operation and Control Protocol" section for more details.
47	SDA	2-wire serial control bus data. Data can be written to the control registers via this pin when it is in the input mode and data can be read from the status registers when it is in the output mode. Refer to the section on the serial port for timing and format details and to the section on the registers for programming information.
48	SCL	2-wire serial control bus clock. When the control port operates in slave mode this pin will be an input and when it operates in the self programming mode it will be an output.
40	PIXCLK	Pixel clock input. This clock is used to drive all the circuits in the FLI2200. An internal PLL is used to upconvert this clock to provide the master clock signal and other clocks used internally. Note that when the FLI2200 is used in the D1 input mode the PIXCLK input should run at the rate of two cycles per pixel (one for luma and one for chroma).
62	N/P/IN/OUT	NTSC/PAL input or output. The default function of this pin is NTSC/PAL signal indicator output. When the input video signal is a 525 line signal this pin will be set high and when it is a 625 line signal the pin is set low. This function of this pin can be programmed to be an input according to the setting of this pin if the NPOp <sub>1,0</sub> bits, bits 5-4 in register 03 <sub>H</sub> , are set to 00 <sub>H</sub> , overriding the internal line counter. I.e., it will treat the signal as a 525 line signal when it is set high and a 625 line signal when it is set low.




Pin #	Name	Description
65-72 75-76	G/YOUT <sub>9,0</sub>	Green or luminance output bus. In the RGB mode this output is the Green signal and in the YCbCr mode it is the Y signal. The mode is set by the OFORMAT <sub>2,0</sub> pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 07 <sub>H</sub> for details. The signal is clocked out on the falling edge of YCLKO.
93-94 97-104	B/CbOUT <sub>9,0</sub>	Blue or Cb chrominance output bus. In the RGB mode this output is the Blue signal, in the Y Cb Cr mode it is the Cb signal. The mode is set by the OFORMAT <sub>2,0</sub> pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 07 <sub>H</sub> for details. The busses used in the multiplexed modes are set by means of bit 5 in register 08 <sub>H</sub> . The signal is clocked out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.
77-83 86-88	R/CrOUT <sub>9,0</sub>	Red or Cr chrominance output bus. In the RGB mode this output is the Red signal, in the YCbCr mode it is the Cr signal. The mode is set by the OFORMAT <sub>2,0</sub> pins. This can be overridden by the OFmtOvr bit, bit 3 in register 07 <sub>H</sub> , allowing this function to be set or changed via the I <sup>2</sup> C bus. Please refer to the description of register 07 <sub>H</sub> for details. The busses used in the multiplexed modes are set by means of bit 5 in register 08 <sub>H</sub> . The signal is clocked out on the falling edge of YCLKO in the RGB and YUV 4:4:4 modes, on the falling edge of YCLKO prior to the next rising edge of CCLKO in the YUV 4:2:2 mode, and on the rising edge of MEMCLKO in the multiplexed YCbCr (pseudo D1) mode.
116	CCLKO	Chroma output sampling clock. This clock is derived from PIXCLK and will be at half the frequency of YCLKO. In 30-bit 4:2:2 output mode the chroma output signals will change on the falling edge of YCLKO prior to the next rising edge this clock.
117	YCLKO	Luma output sampling clock. This clock is derived from PIXCLK and is double the frequency of PIXCLK. In 30-bit and 20-bit output modes the output signals will change on the falling edge of this clock.
89	VREFO	Start of active field or frame indicator. This signal goes high to indicate the first active line in each field or frame and goes low during the vertical blanking interval. The polarity and timing of this signal are programmable.
90	HREFO	Start of active line indicator output. This signal goes high to indicate the first active pixel in each line and goes low during the horizontal blanking interval. The polarity and timing of this signal are programmable.
91	VSUNC/ CREFO	Vertical sync output. This signal provides the vertical sync function for the outputs. Its polarity is programmable to be active high or active low. It can also be programmed to be a composite reference for applications requiring this instead of sync.
92	H/CSYNCO	Horizontal or composite sync output. This signal provides the horizontal sync function for the outputs. Its polarity is programmable to be active high or active low. This signal can also be programmed to be the composite sync output, CSYNC.
108	FSYNC	Film mode sync output. When film mode is detected this pin will toggle in sync with the 3:2 (NTSC) or 2:2 (PAL and 30 Hz film in NTSC) pulldown sequence detected in the source.
110	FILM	Film mode detector output. This pin will be set high when the FLI2200 detects that the video input was converted from 24 fps film with a teleciné machine. If film mode is not detected this pin will be set low.

Pin #	Name	Description
125-131 133-136	ADDR <sub>10-0</sub>	SDRAM Address bus. This signal bus is used to address the external SDRAM(s) used for field memories. It should be connected to the A <sub>10-0</sub> bus of the memory chip(s). Please refer to the Applications section of this data sheet for further details.
176-169 166-160 157-153 150-146 143-139	DATA <sub>29-0</sub>	SDRAM Data bus. This signal bus is used to transfer the data to and from the external SDRAM(s) used for field memories. It should be connected to the DQ <sub>29-0</sub> bus of the memory chip when using a 64 Mbit SDRAM. When using two 16 Mbit SDRAMs this 30-bit bus may be connected to the two 16-bit data busses of the memories in two ways: either connect 16 lines to one chip and 14 to the other, or connect 15 to both. In all cases the two unused data lines on the memory chip(s) should be connected to ground via 22 k $\Omega$ resistors. Please refer to the Applications section of this data sheet for further details.
118	MEMCLKO	SDRAM clock and 2x output sampling clock. This clock is derived from PIXCLK and will be at double the frequency of YCLKO. This active signal should be connected to the CLK pin(s) on the SDRAM(s). When the 10-bit output mode selected the output signals will also change at this clock rate and this should then be used as the output clock.
119	WEN	SDRAM Write Enable. This active low signal should be connected to the WE pin(s) on the SDRAM(s).
120	RASN	SDRAM Row Address Select. This active low signal should be connected to the RAS pin(s) on the SDRAM(s).
121	CASN	SDRAM Column Address Select. This active low signal should be connected to the CAS pin(s) on the SDRAM(s).
122	BSEL	SDRAM Bank Select. When using two 16 Mbit SDRAMs this signal should be connected to the BA (also called BS or A <sub>11</sub> ) pin on both SDRAMs. When using a 64 Mbit SDRAM this signal should be connected to the BA0 (also called BS0 or A <sub>11</sub> ) pin on the SDRAM and BA1/BS1 (also called BA when BA0 is referred to as A <sub>11</sub> ) should be tied low.
41, 50, 51, 109, 111	TEST <sub>4-0</sub>	These pins are used for test purposes only and should always be tied low for normal operation.
112, 113	TESTO <sub>1-0</sub>	These pins are test outputs and should be left unconnected in normal operation.

9.12.4IC's Divio 1.8

IC7400:  $\mu$ PD72852, DVIO Board, IEEE1394 Physical Layer Chip

BLOCK DIAGRAM



## 1.1 Cable Interface Pins

Name	Pin No.	I/O	Function
TpA0p	39	I/O	Port 0 twisted pair cable A positive phase I/O
TpA0n	38	I/O	Port 0 twisted pair cable A negative phase I/O
TpB0p	37	I/O	Port 0 twisted pair cable B positive phase I/O
TpB0n	36	I/O	Port 0 twisted pair cable B negative phase I/O
TpA1p	46	I/O	Port 1 twisted pair cable A positive phase I/O
TpA1n	45	I/O	Port 1 twisted pair cable A negative phase I/O
TpB1p	44	I/O	Port 1 twisted pair cable B positive phase I/O
TpB1n	43	I/O	Port 1 twisted pair cable B negative phase I/O
SUS/RES	19	I	Suspend/Resume function select 1: Suspend/Resume on (IEEE1394a-2000 compliant) 0: Suspend/Resume off (P1394a draft 1.3 compliant)
CPS	32	I	Cable power status Connect to the cable through a 390 k $\Omega$ resistor and to GND through a 100 k $\Omega$ resistor. 0: Cable power fail 1: Cable power on

## 1.2 Link Interface Pins

Name	Pin No.	I/O	Function
D0	8	I/O	Data input/output (bit 0)
D1	9	I/O	Data input/output (bit 1)
D2	11	I/O	Data input/output (bit 2)
D3	12	I/O	Data input/output (bit 3)
D4	14	I/O	Data input/output (bit 4)
D5	15	I/O	Data input/output (bit 5)
D6	17	I/O	Data input/output (bit 6)
D7	18	I/O	Data input/output (bit 7)
CTL0	5	I/O	Link interface control (bit 0)
CTL1	6	I/O	Link interface control (bit 1)
LREQ	63	I	Link request input
SCLK	2	O	Link control output clock LPS 1: 49.152 MHz output LPS 0: Clamp to 0 (The clock signal will be output within 25 $\mu$ sec after change to "0")
LPS	59	I	Link power status Input 0: Link power off 1: Link power on (PHY/Link direct connection)
LKON	58	O	Link-on signal output Link-on signal is 6.144 MHz clock output. Please refer to 4.2 Link-on Indication.
DIRECT	50	I	PHY/Link isolation barrier control input 0: Isolation barrier 1: PHY/Link direct connection

### 1.3 Control Pins

Name	Pin No.	I/O	Function
PC0	26	I	Power class set input
PC1	27	I	This pin status will be loaded to Pwr_class bit which allocated to PHY register 4H. IEEE1394a-2000 chapter [4.3.4.1]
PC2	28	I	
CMC	30	I	Configuration manager capable setting This pin status will be loaded to Contender bit which allocated to PHY register 4H. 0: Non contender 1: Contender
RESETB	55	I	Power-on reset input Connect to GND through a 0.1 $\mu$ F capacitor. 0: Reset 1: Normal
SPD	61	I	Speed select 0: MAX. S200 1: MAX. S400

### 1.4 IC

Name	Pin No.	I/O	Function
IC(AL)	29, 51	-	Internally Connected (Low Clamped) Connect to GND.
IC(DL)	3	-	Internally Connected (Low Clamped) Connect to GND.

### 1.5 Power Supply Pins

Name	Pin No.	I/O	Function
AV <sub>CC</sub>	25, 31, 40, 47, 54	-	Analog power
AGND	24, 33, 35, 42, 49, 52, 53	-	Analog GND
DV <sub>CC</sub>	4, 10, 20, 56, 60	-	Digital V <sub>CC</sub>
DGND	1, 7, 13, 18, 21, 57, 64	-	Digital GND


### 1.6 Other Pins

Name	Pin No.	I/O	Function
TpBias0	41	O	Port 0 twisted pair output
TpBias1	48	O	Port 1 twisted pair output
RI1	34	-	Resistor connection pin1 for reference current generator Connect to GND through a 9.1 k $\Omega$ resistor.
XI	23	-	Crystal oscillator connection XI
XO	22	-	Crystal oscillator connection XO
TEST	62	-	Test pin Internally connected (Low clamped). Connect to GND.


IC7431: uPD72893, DVIO Board, IEEE1394 Link Layer Chip and DV Decoder

BLOCK DIAGRAM

µPD72893 Block Diagram



DV Codec Unit Block Diagram



## 1. PIN FUNCTIONS

### (1) Link-related pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
LINKON	18	I	Link-on signal input. Clock input. Inputs 0 if LPS is active.	—	I	—
LPS	17	O	Link power status output Link power OFF : 0 Link power ON : 2.7 MHz pulse output (54 MHz host clock divided by 20)	—	O	—
LREQ	16	O	Link request output	—	O	—
SCLK	15	I	Clock input for Link control When LPS is active : 49.152 MHz input LPS = 0 : Fixed to 0	—	I	—
CTL[1:0]	12, 13	I/O	PHY/Link control signal I/O	—	I	—
PHY_D[7:0]	2 to 4, 6 to 8, 10, 11	I/O	Data I/O between PHY and Link	—	I	—
STREAM1[7:0]	26 to 19	I/O	ISO data bus of stream interface 1 <sup>Note</sup>	—	I	—
PACKETEN1	27	I/O	Packet enable signal I/O to/from stream interface 1 <sup>Note</sup>	H/L	I	—
TSERROR1	28	I/O	Packet error signal I/O to/from stream interface 1 <sup>Note</sup>	H/L	I	—
TSRW1	29	I/O	Data read/write enable signal I/O to/from stream interface 1 <sup>Note</sup>	—	I	—
SYNC1	30	I/O	Frame sync signal I/O to/from stream interface 1 <sup>Note</sup>	H/L	I	—
TSSUB1	32	I/O	I : Inputs the packet gap signal when the stream is input through the stream interface O : Not used. Connect this pin to V <sub>DD</sub> or GND via a resistor.	H/L	I	—
STREAM2[7:0]	47 to 40	I/O	ISO data bus of stream interface 2 <sup>Note</sup>	—	I	VD[7:0]
PACKETEN2	33	I/O	Packet enable signal I/O to/from stream interface 2 <sup>Note</sup>	H/L	I	VS <sub>SYNC</sub>
TSERROR2	34	I/O	Packet error signal I/O to/from stream interface 2 <sup>Note</sup>	H/L	I	HS <sub>SYNC</sub>
TSRW2	36	I/O	Data read/write enable signal I/O to/from stream interface 2 <sup>Note</sup>	—	I	FLD
SYNC2	37	I/O	Frame sync signal I/O to/from stream interface 2 <sup>Note</sup>	H/L	I	—
TSSUB2	38	O	Not used. Leave open.	—	O	—

**Note** When this signal is switched for transmission or reception to/from IEEE1394, it must be controlled that output does not conflict.

To prevent a floating state, connect a pull-up or pull-down resistor to this pin.

## (2) Video interface pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
VCLKI	50	I	Video clock input (27 MHz)	-	-	-
VCLKO	51	O	Video clock output (27 MHz)	-	-	-
VD[7:0]	47 to 40	I/O	Video data signal	-	-	STREAM2[7:0]
VSYNC	33	I/O	Vertical sync video signal <sup>Note</sup>	L	-	PACKETEN2
HSYNC	34	I/O	Horizontal sync video signal <sup>Note</sup>	L	-	TSERROR2
FLD	36	I/O	Field index signal <sup>Note</sup>	-	-	TSRW2
VPWM	53	O	PWM signal for video PLL	-	-	-

**Note** When this signal is switched for transmission or reception to/from IEEE1394, it must be controlled that output does not conflict.

## (3) Audio interface pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
AMCLK48	104	I	Audio master clock input (for 48 kHz sampling frequency)	-	-	-
AMCLK44	103	I	Audio master clock input (for 44.1 kHz sampling frequency)	-	-	-
AMCLKO	101	O	Audio master clock output	-	-	-
PCM1	96	I/O	Audio PCM serial data <sup>Note</sup> With 2 channels: CH1 With 4 channels: CH1 or CH1 and CH2 mixed	-	-	-
PCM2	97	I/O	Audio PCM serial data <sup>Note</sup> With 2 channels: Mute With 4 channels: CH2	-	-	-
AEMP1	98	O	PCM1 emphasis ON/OFF for PCM1 output	H	-	-
AEMP2	100	O	PCM2 emphasis ON/OFF for PCM2 output	H	-	-
ALRCK	93	I/O	Audio LR clock <sup>Note</sup> L-ch: High R-ch: Low	-	-	-
ABCK	94	I/O	Audio bit clock <sup>Note</sup>	-	-	-
AFS[1:2]	48, 49	O	Audio sampling frequency AFS2    AFS1 44.1 kHz    0    1 48 kHz    0    0 32 kHz    1    0	-	-	-
APWM	102	O	PWM signal for audio PLL	-	-	-

**Note** The input changes according to the switching of the encode/decode mode. It must be controlled so that the output does not conflict when the mode is switched.

To prevent a floating state, connect a pull-up or pull-down resistor to this pin.



## (4) SDRAM interface pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
MCLK	77	O	CLK pin connection for SDRAM	-	-	-
MRAS	76	O	RAS pin connection for SDRAM	-	-	-
MCAS	75	O	CAS pin connection for SDRAM	-	-	-
MWE	74	O	WE pin connection for SDRAM	-	-	-
MA[11:0]	92 90 to 83, 81 to 79	O	Address pin connection for SDRAM	-	-	-
MD[15:0]	73 to 69, 66 to 64, 62 to 57, 55, 54	I/O	Data pin connection for SDRAM These pins must be pulled up or down and then must be directly connected to the SDRAM pins.	-	-	-

## (5) Host interface pins

## (a) Parallel interface pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
CS	117	I	Parallel interface chip select input	L	I	-
RWZ	119	I	Parallel interface read/write control input ISA bus, SH-1 bus : Write strobe 68000 bus : Read/write select signal	L	I	-
IOR	120	I	Parallel interface IO read control input ISA bus, SH-1 bus : Read strobe 68000 bus : Data strobe (DS)	L	I	-
IOCHRDY	123	O	Parallel interface ready output	L	O	-
AD[10:1]	116 to 107	I	Parallel interface address input	-	I	-
P_D[15:0]	143 to 141, 139 to 132, 130 to 128, 126, 125	I/O	Parallel interface data input/output	-	I	-
DMAREQ	122	O	DMA request output	L	O	SIO_CNT0
DMAACK	121	I	DMA acknowledge input for parallel interface	L	I	SIO_CNT1

## (b) Serial interface pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
SO	145	O	Serial transmit data output for clocked serial interface (CSI)	–	O	P40
SI	146	I	Serial receive data input for clocked serial interface (CSI)	–	I	P41
SCK	147	O	Clock output for clocked serial interface (CSI)	–	O	P42
TXD	149	O	Serial transmit data output for asynchronous serial interface (UART)	–	O	P43
RXD	150	I	Serial transmit data input for asynchronous serial interface (UART)	–	I	P44
SCS	151	O	Chip select output for clocked serial interface (CSI)	–	O	P45
SIO_CNTI	121	I	Control input for asynchronous serial interface (UART) Externally input data is loaded in synchronization with the end of RXD of UART.	–	I	DMAACK
SIO_CNTO	122	O	Control output for asynchronous serial interface (UART)	–	O	DMAREQ

## (c) Others

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
INT	124	O	Interrupt output to external device	H	O	–
PSSEL[1:0]	106, 105	I	Parallel/serial interface selection. These signals select a parallel or serial interface as the external interface.  PSSEL[1:0] Selected Interface 00 Serial interface (UART) 01 Parallel interface (ISA bus) 10 Parallel interface (68000 bus) 11 Parallel interface (SH-1 bus)	–	I	–

## (6) Port pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
P30	204	I/O	Port 3. This is a 4-bit I/O port that can be set in the input or output mode in 1-bit units. P30 : Connect this pin to GND via a resistor. P32 : This pin outputs an interrupt to the external device to read the DV status. It cannot be used as a port pin when DV is used.	-	I	-
P31	152					-
P32	153					-
P33	154					-
P34	155					-
P40	145	I/O	Port 4. This is a 6-bit I/O port that can be set in the input or output mode in 1-bit units. P40 to P45 are multiplexed with the pins described under the heading Alternate Function (they cannot be used as general-purpose port pins).	-	I	SO
P41	146					SI
P42	147					SCK
P43	149					TXD
P44	150					RXD
P45	151					SCS

## (7) External ROM connection pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
D[15:0]	196, 194 to 189, 186 to 178	I/O	External ROM data bus External ROM data bus used to access external ROM	-	I	-
A[17:1]	175, 174, 172, 171, 169 to 167, 165 to 156	O	External ROM address bus External ROM address bus used to access external ROM. A space of 256 KB can be addressed.	-	O	-
RDZ	176	O	ROM read This is a strobe signal that indicates a read cycle to the external ROM. It is inactive in the idle state.	L	O	-
WRZ	177	O	ROM write This is a strobe signal that indicates a write cycle to the external ROM.	L	O	-

## (8) Clock and reset pins

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function									
RESETB	1	I	Reset. RESETB is asynchronous input. If a signal with a specified low-level width is input to this pin independently of the operating clock, a system reset is effected, taking precedence over all the other operations. This signal can also be used to clear the power-saving mode (HALT or software STOP), as well as for normal initialization and starting.  <b>Caution</b> RESETB is active-low.	L	I	-									
HS_CLK	202	I	Host clock. This pin inputs the clock that is to be supplied to the CPU core and internal peripheral I/O. This clock is input to the internal clock generator. An internal clock is generated according to the value of HCLKSEL and is supplied to the CPU core and internal peripheral I/O. Usually, input a clock of 27 MHz to this pin.	-	I	-									
HCLKSEL	197	I	Host clock selection This pin inputs the clock that is to be supplied to the CPU core and internal peripheral I/O. The relationship between the clock supplied by the HS_CLK pin (27 MHz) and the clock supplied to the CPU core and internal peripheral I/O is as follows:  <table border="0" style="margin-left: 20px;"> <tr> <td>HCLKSEL</td> <td>Internal clock frequency</td> <td>PLL operation</td> </tr> <tr> <td>0</td> <td>54 MHz</td> <td>Multiplied by 2</td> </tr> <tr> <td>1</td> <td>Clock stops.</td> <td>PLL operation stops.</td> </tr> </table>	HCLKSEL	Internal clock frequency	PLL operation	0	54 MHz	Multiplied by 2	1	Clock stops.	PLL operation stops.	-	I	-
HCLKSEL	Internal clock frequency	PLL operation													
0	54 MHz	Multiplied by 2													
1	Clock stops.	PLL operation stops.													

## (9) Power supply, ground, and others

Pin Name	Pin No.	I/O	Function	Active	After Reset	Alternate Function
3.3V <sub>IO</sub>	5, 31, 52, 63, 75, 95, 127, 140, 166, 187	-	3.3 V power supply. Supplies a positive voltage of 3.3 V to the I/O pins of the 3.3 V interface.	-	-	-
2.5V <sub>IO</sub>	14, 67, 118, 170	-	2.5 V power supply. Supplies a positive voltage of 2.5 V to the respective internal blocks.	-	-	-
2.5GND	39, 91, 144, 195	-	Ground. These are ground pins.	-	-	-
3.3GND	9, 35, 56, 68, 82, 99, 131, 148, 173, 188	-	Connect all GND pins to a common ground.	-	-	-
PLLAV <sub>IO</sub>	199	-	Analog power supply to multiplication circuit. Supplies a positive analog voltage to the PLL. Supply 2.5 V to this pin.	-	-	-
PLLAGND	200	-	Analog ground for multiplication circuit. Analog ground pin for PLL.	-	-	-
PLLDV <sub>IO</sub>	198	-	Digital power supply to multiplication circuit. Supplies a positive digital voltage to the PLL. Supply 2.5 V to this pin.	-	-	-
PLLDGND	201	-	Digital ground for multiplication circuit. Digital ground pin for PLL.	-	-	-
IC(L)	203, 205 to 207	-	Internally connected pins. Directly connect these pins to ground.	-	-	-
IFIROME	208	I	Internal ROM/external ROM select input 0: External ROM mode 1: Internal ROM mode	-	I	-

## 1.2 Connection of Unused Pins

The following table shows how to connect unused pins.

Table 1-1. Connection of Unused Pins (1/2)


Pin Name	I/O	Interface	Recommended Connection of Unused Pin	
PHY_D[7:0]	I/O	I/O Buffer (LVTTTL) in 9 mA With Bus Holder	Connect these pins to $V_{DD}$ or GND via a resistor.	
CTL[1:0]				
SCLK	I	I/O Buffer (LVTTTL) with bus holder		
LREQ	O	3-state Output Buffer (LVTTTL) 9 mA	Leave open	
LPS	O	Output Buffer (LVTTTL) 9 mA		
LINKON	I	Input Buffer (LVTTTL)	Connect these pins to $V_{DD}$ or GND via a resistor.	
STREAM1[7:0]	I/O	I/O Buffer (LVTTTL) 6 mA		
PACKETEN1				
TSERROR1				
TSRW1				
SYNC1				
STREAM2[7:0]				
PACKETEN2				
TSERROR2				
TSRW2				
SYNC2				
TSSUB1				
TSSUB2	O	Output Buffer (LVTTTL) 6 mA		Leave open
P3[4:0]	I/O	I/O Buffer (LVTTTL) Schmitt in 6 mA		Connect these pins to $V_{DD}$ or GND via a resistor.
P40/SO				
P41/SI				
P42/SCK				
P43/TXD				
P44/RXD				
P45/SCS				
A[17:1]	O	I/O Buffer (LVTTTL) 6 mA		
RDZ	O	Output Buffer (LVTTTL) 6 mA	Leave open	
WRZ				
D[15:0]	I/O	I/O Buffer (LVTTTL) 6 mA	Connect these pins to $V_{DD}$ or GND via a resistor.	
AD[10:1]	I	Input Buffer (LVTTTL)		
PSSEL[1:0]				
CS				
RWZ				
IOR				
DMAACK/SIO_CNTI				

Table 1-1. Connection of Unused Pins (2/2)

Pin Name	I/O	Interface	Recommended Connection of Unused Pin
INT	O	Output Buffer (LVTTTL) 6 mA	Leave open
IOCHRDY			
DMAREQ/SIO_CNTO			
P_D[15:0]	I/O	I/O Buffer (LVTTTL) 9 mA	Connect these pins to $V_{DD}$ or GND via a resistor.
IFIROME	I	Input Buffer (LVTTTL)	
HS_CLK			
HCLKSEL			
RESETB	I	Output Buffer (LVTTTL) Schmitt	

IC7802: uPD78F0988A, DVIO Board, Control and Communication

BLOCK DIAGRAM



### 3. PIN FUNCTIONS

#### 3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	INTP0/TOFF7
P01				INTP1
P02				INTP2
P03				INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port	Input	ANI0 to ANI7
P20	I/O	Port 2 7-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	RxD00
P21				TxD00
P22				RxD01
P23				TxD01
P24				TI50/TO50
P25				TI51/TO51
P26				TI52/TO52
P30 to P37	I/O	Port 3 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	RTP0 to RTP7
P40 to P47	I/O	Port 4 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	AD0 to AD7
P50	I/O	Port 5 6-bit I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. Use of an on-chip pull-up resistor can be specified by software setting.	Input	—
P51				SCK
P52				SI
P53				SO
P54				INTP4/TI000/TO00
P55				INTP5/TI010
P56				INTP6/TI001/TO01
P57				INTP7/TI011
P64	I/O	Port 6 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by software setting.	Input	RD
P65				WR
P66				WAIT
P67				ASTB

## 3.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P00/TOFF7
INTP1			Input	P01
INTP2			Input	P02
INTP3			Input	P03/ADTRG
INTP4			Input	P54/TI000/TO00
INTP5			Input	P55/TI010
INTP6			Input	P56/TI001/TO01
INTP7			Input	P57/TI011
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input	P24/TO50
TI51		External count clock input to 8-bit timer/event counter 51	Input	P25/TO51
TI52		External count clock input to 8-bit timer/event counter 52	Input	P26/TO52
TI000		External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture register (CR000, CR010) of 16-bit timer/event counter 00	Input	P54/INTP4/TO00
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00	Input	P55/INTP5
TI001		External count clock input to 16-bit timer/event counter 01 Capture trigger input to capture register (CR001, CR011) of 16-bit timer/event counter 01	Input	P56/INTP6/TO01
TI011		Capture trigger input to capture register (CR001) of 16-bit timer/event counter 01	Input	P57/INTP7
TO50		Output	8-bit timer/event counter 50 output	Input
TO51	8-bit timer/event counter 51 output		Input	P25/TI51
TO52	8-bit timer/event counter 52 output		Input	P26/TI52
TO00	16-bit timer/event counter 00 output		Input	P54/INTP4/TI000
TO01	16-bit timer/event counter 01 output		Input	P56/INTP6/TI001
RTP0 to RTP7	Output	Real-time output port that outputs pulses in synchronization with trigger signals outputs from the real-time pulse unit	Input	P30 to P37
TxD00	Output	Asynchronous serial interface serial data output	Input	P21
TxD01			Input	P23
RxD00	Input	Asynchronous serial interface serial data input	Input	P20
RxD01			Input	P22
SCK	I/O	Serial interface serial clock input/output	Input	P51
SI	Input	Serial interface serial data input	Input	P52
SO	Output	Serial interface serial data output	Input	P53
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ADTRG	Input	External trigger signal input to the A/D converter	Input	P03/INTP3
TO70 to TO75	Output	Timer output for the 3-phase PWM inverter control	Hi-Z	-
TOFF7	Input	Timer output (TO70 to TO75) stop external input	Input	P00/INTP0
AD0 to AD7	I/O	Address/data bus for expanding memory externally	Input	P40 to P47
RD	Output	Strobe signal output for reading from external memory	Input	P64
WR		Strobe signal output for writing to external memory	Input	P65
WAIT	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory	Input	P67
AV <sub>REF</sub>	Input	A/D converter reference voltage input	-	-
AV <sub>DD</sub>	-	A/D converter analog power supply	-	-



### 3.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
AV <sub>SS</sub>	–	A/D converter ground potential	–	–
RESET	Input	System reset input	–	–
X1	Input	Connecting crystal resonator for system clock oscillation	–	–
X2	–		–	–
V <sub>DD0</sub>	–	Positive power supply for ports	–	–
V <sub>SS0</sub>	–	Ground potential for ports	–	–
V <sub>DD1</sub>	–	Positive power supply except for ports	–	–
V <sub>SS1</sub>	–	Ground potential except for ports	–	–
V <sub>PP</sub>	–	High-voltage application during program write/verify. In the normal operation mode, connect directly to V <sub>SS0</sub> .	–	–

### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 3-1.


For the I/O circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin I/O Circuits

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0/TOFF7	8-C	I/O	Input: Independently connect to V <sub>SS0</sub> via a resistor. Output: Leave open.
P01/INTP1			
P02/INTP2			
P03/INTP3/ADTRG			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.
P20/RxD00	8-C	I/O	Input: Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor. Output: Leave open.
P21/TxD00			
P22/RxD01			
P23/TxD01			
P24/TI50/TO50	8-C		
P25/TI51/TO51			
P26/TI52/TO52			
P30/RTP0 to P37/RTP7			
P40/AD0 to P47/AD7	5-H		
P50			
P51/SCK			
P52/SI			
P53/SO	5-H		
P54/INTP4/TI000/TO00			
P55/INTP5/TI010			
P56/INTP6/TI001/TO01			
P57/INTP7/TI011			
P64/RD			
P65/WR			
P66/WAIT			
P67/ASTB			
TO70 to TO75			
RESET			
AV <sub>DD</sub>			
AV <sub>PP</sub>	–	–	Connect to V <sub>DD0</sub> .
AV <sub>SS</sub>			Connect to V <sub>SS0</sub> .
V <sub>PP</sub>			Connect directly to V <sub>SS0</sub> .

IC7605: BU2288FV, DVIO Board, Clock Divider

### Block Diagram



FSEL1	CLK512FS	CLKA
OPEN	22.5792MHz	16.9344MHz
L	24.576MHz	36.864MHz

### Explanation for terminal function

PIN No.	PIN NAME	FUNCTION
1	VDD2	Digital VDD for 27MHz clock output
2	VSS2	Digital GND for 27MHz clock output
3	CLK27M	27MHz clock output
4	TEST	Output for test
5	AVDD	Analog VDD
6	AVSS	Analog GND
7	XTALOUT	Standard crystal output
8	XTALIN	Standard crystal input
9	CLKA	clock output (FSEL1=Open:16.9344MHz, FSEL1=L:36.864MHz)
10	CLK512FS	clock output (FSEL1=Open:22.5792MHz, FSEL1=L:24.576MHz)
11	DVSS	Digital GND
12	DVDD	Digital VDD
13	CLK16M	16.9344MHz clock output
14	FSEL1	Output select :with pull-up Open:16.9344MHz (9pin), 22.5792MHz (10pin) L :36.864MHz (9pin), 24.576MHz (10pin)
15	CLK33M	33.8688MHz clock output
16	OE	Output enable (open:enable, L:disable):with pull-up

1 : VDD2

2 : VSS2

3 : CLK27M


4 : TEST

5 : AVDD

6 : AVSS

7 : XTALOUT

8 : XTALIN



16 : OE

15 : CLK33M

14 : FSEL1

13 : CLK16M

12 : DVDD

11 : DVSS

10 : CLK512FS

9 : CLKA

IC7604: BA7082F, DVIO Board, PLL IC













Fig-2 Block diagram


No.	Symbol	IN	OUT	normal DC Voltage	Internal pin configuration	Description
1	SW1			L 0.1V		Pin 1-3 are output pins at LOGIC parts for adjustment frequency sensitivity.  These pins are open collector output.
2	SW2		○	- OPEN 5V		
3	SW3					
4	BW	○				Pin 4,5 are input pins at logic parts for adjustment frequency sensitivity.
5	BWB					
6	1/2FB					
7	Fout		○	3.6V		VCO Output.
8	GND	-	-	0V	GND	GND
9	FADJ	-	-	2.5V		Pin9 is a pin to adjust f0. It is possible to adjust f0 by added resistor (RADJ). If Value of RADJ down, oscillation frequency up. (Use to RADJ > 22kΩ).

No.	Symbol	IN	OUT	normal DC Voltage	Internal pin configuration	Description
10	VCC	-	-	5.0V	VCC	VCC
11	CT2	-	-	1.9V		<p>Pin 11,12 are added capacitor pins for oscillation. Use to added capacitor between CT1 and CT2.</p> <p>If value of capacitor down, oscillation frequency up.</p>
12	CT1	-	-			
13	VCTL	○		2.5V		<p>Pin13 is control pin for VCO.</p> <p>A regular this pin connect pin14(VO).</p>
14	VO		○	2.5V		<p>Pin14 is output pin at Amplifier for sencitivity adjustment.</p> <p>Adjustment amplifier GAIN by added resistor.</p>
15	IN2	○		2.5V		<p>Pin15,16 are input pins at amplifier for sencitivity adjustment.</p> <p>In1 ; normal input In2 ; inversion input</p>
16	IN1					

9.12.5 ICs Digital Board Chrysalis


IC7106 NCP303LSN29, Digital Board 2.1 Chrysalis, Reset Circuit

NCP303LSNxxT1  
Open Drain Output Configuration



IC7501 NCP1570D, Digital Board 2.1 Chrysalis, DC/DC Converter Control

NCP1570




## PACKAGE PIN DESCRIPTION

PACKAGE PIN #	PIN SYMBOL	FUNCTION
SO-8		
1	V <sub>CC</sub>	Power supply input.
2	PWRGD	Open collector output goes low when V <sub>FB</sub> is out of regulation. User must externally limit current into this pin to less than 20 mA.
3	PGDELAY	External capacitor programs PWRGD low-to-high transition delay.
4	COMP	Error amp output. PWM comparator reference input. A capacitor to LGND provides error amp compensation and Soft Start. Pulling pin < 0.45 locks gate outputs to a zero percent duty cycle state.
5	GATE(H)	High-side switch FET driver pin. Capable of delivering peak currents of 1.5 A.
6	GATE(L)	Low-side synchronous FET driver pin. Capable of delivering peak currents of 1.5 A.
7	V <sub>FB</sub>	Error amplifier and PWM comparator input.
8	GND	Power supply return.

IC7703 ADV7196A, Digital Board 2.1 Chrysalis, Progressive Scan Video Encoder

## FUNCTIONAL BLOCK DIAGRAM





## ADV7196A

## PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Input/Output	Function
1, 12	V <sub>DD</sub>	P	Digital Power Supply
2-11	Y0-Y9	I	10-Bit Progressive Scan/HDTV Input Port for Y Data. Input for G data when RGB data is input.
13, 52	GND	G	Digital Ground
14-23	Cr0-Cr9	I	10-Bit Progressive Scan/HDTV Input Port for Color Data in 4:4:4 Input Mode. In 4:2:2 mode this input port is not used. Input port for R data when RGB data is input.
24, 35	V <sub>AA</sub>	P	Analog Power Supply
25	CLKIN	I	Pixel Clock Input. Requires a 27 MHz reference clock for standard operation in Progressive Scan Mode or a 74.25 MHz (74.1758 MHz) reference clock in HDTV mode.
26, 33	AGND	G	Analog Ground
27	DV	I	Video Blanking Control Signal Input
28	$\overline{\text{VSYNC}}$ / TSYNC	I	$\overline{\text{VSYNC}}$ , Vertical Sync Control Signal Input or TSYNC Input Control Signal in Async Timing Mode
29	$\overline{\text{HSYNC}}$ / SYNC	I	$\overline{\text{HSYNC}}$ , Horizontal Sync Control Signal Input or SYNC Input Control Signal in Async Timing Mode
30	SCL	I	MPU Port Serial Interface Clock Input
31	SDA	I/O	MPU Port Serial Data Input/Output
32	DAC C	O	Color Component Analog Output of Input Data on Cb/Cr9-0 Input Pins
34	DAC A	O	Y Analog Output
36	DAC B	O	Color Component Analog Output of Input Data on Cr9-Cr0 Input Pins
37	COMP	O	Compensation Pin for DACs. Connect 0.1 $\mu\text{F}$ capacitor from COMP pin to V <sub>AA</sub> .
38	R <sub>SET</sub>	I	A 2470 $\Omega$ resistor (for input ranges 64-940 and 64-960; output standards EIA-770.1-EIA-770.3) must be connected from this pin to ground and is used to control the amplitudes of the DAC outputs. For input ranges 0-1023 (output standards RS-170, RS-343A) the R <sub>SET</sub> value must be 2820 $\Omega$ .
39	V <sub>REF</sub>	I/O	Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V)
40	$\overline{\text{RESET}}$	I	This input resets the on-chip timing generator and sets the ADV7196A into Default Register setting. Reset is an active low signal.
41	ALSB	I	TTL Address Input. This signal sets up the LSB of the MPU address. When this pin is tied high, the $\overline{\text{FC}}$ filter is activated which reduces noise on the $\overline{\text{FC}}$ interface. When this pin is tied low, the input bandwidth on the $\overline{\text{FC}}$ interface is increased.
42-51	Cb/Cr9-0	I	10-Bit Progressive Scan/HDTV Input Port for Color Data. In 4:2:2 mode the multiplexed CrCb data must be input on these pins. Input port for B data when RGB is input.

9.12.6 ICs EPG Board

IC U1 : S3C3410X, EPG Board, Microcontroller

BLOCK DIAGRAM




Figure 1-1. S3C3410X Block Diagram

Table 1-1. 128-Pin QFP Pin Assignment

Pin No	Function	I/O State @Initial	I/O Type	Reset
1	AIN4/EINT8/P8.4	I	piSeuc	P8.4
2	AIN5/EINT9/P8.5	I	piSeuc	P8.5
3	AIN6/EINT10/P8.6	I	piSeuc	P8.6
4	AIN7/EINT11/P8.7	I	piSeuc	P8.7
5	ADCVDD	P	vddt	
6	TCLK0/TCAP0/P0.0	IO	pbseuct4	P0.0
7	TCLK1/TCAP1/P0.1	IO	pbseuct4	P0.1
8	TCLK2/TCAP2/P0.2	IO	pbseuct4	P0.2
9	VSS	P	vss	
10	VDD	P	vdd	
11	TCLK3/P0.3	IO	pbseuct4	P0.3
12	TCLK4/P0.4	IO	pbseuct4	P0.4
13	TCAP3/TOUT3/PWM0/P0.5	IO	pbseuct4	P0.5
14	TCAP4/TOUT4/PWM1/P0.6	IO	pbseuct4	P0.6
15	EINT0/nWREXP/P0.7	IO	pbseuct8	P0.7
16	A0	O	pob8	A0
17	A1	O	pob8	A1
18	A2	O	pob8	A2
19	VSS	P	vss	
20	VDD	P	vdd	
21	A3	O	pob8	A3
22	A4	O	pob8	A4
23	A5	O	pob8	A5
24	A6	O	pob8	A6
25	A7	O	pob8	A7
26	A8/A16	O	pob8	A8
27	A9/A17	O	pob8	A9
28	A10/A18	O	pob8	A10
29	VSS	P	vss	
30	VDD	P	vdd	
31	A11/A19	O	pob8	A11
32	A12/A20	O	pob8	A12

Table 1-1. 128-Pin QFP Pin Assignment (Continued)

Pin No	Function	I/O State @Initial	I/O Type	Reset
33	A13/A21	O	pob8	A13
34	A14/A22	O	pob8	A14
35	A15/A23	O	pob8	A15
36	A16/P1.0	IO	pbcedct8	P1.0
37	A17/P1.1	IO	pbcedct8	P1.1
38	A18/P1.2	IO	pbcedct8	P1.2
39	A19/P1.3	IO	pbcedct8	P1.3
40	A20/EINT4/P1.4	IO	pbsedct8	P1.4
41	A21/EINT5/P1.5	IO	pbsedct8	P1.5
42	A22/EINT6/P1.6	IO	pbsedct8	P1.6
43	A23/EINT7/P1.7	IO	pbsedct8	P1.7
44	nCS0	O	pob8	nCS0
45	nCS1/P2.0	IO	pbceuct8	P2.0
46	nCS2/P2.1	IO	pbceuct8	P2.1
47	nCS3/P2.2	IO	pbceuct8	P2.2
48	nCS4/P2.3	IO	pbceuct8	P2.3
49	nCS5/P2.4	IO	pbceuct8	P2.4
50	nCS6:nRAS0:nSCS0/P2.5	IO	pbceuct8	P2.5
51	VSS	P	vss	
52	VDD	P	vdd	
53	nCS7:nRAS1:nSCS1/P2.6	IO	pbceuct8	P2.6
54	EINT1/nECS0/P2.7	IO	pbseuct8	P2.7
55	nOE	O	pob8	nOE
56	nAS	O	pob8	nAS
57	nWBE0:nBE0:DQM0/P3.0	IO	pbceuct8	P3.0
58	nWBE1:nBE1:DQM1/P3.1	IO	pbceuct8	P3.1
59	nCAS0:nSRAS/P3.2	IO	pbceuct8	P3.2
60	nCAS1:nSCAS/P3.3	IO	pbceuct8	P3.3
61	nWE/P3.4	IO	pbceuct8	P3.4
62	SCKE/P3.5	IO	pbceuct8	P3.5
63	SCLK/P3.6	IO	pbceuct8	P3.6
64	EINT2/nECS1/P3.7	IO	pbseuct8	P3.7

Table 1-1. 128-Pin QFP Pin Assignment (Continued)

Pin No	Function	I/O State @Initial	I/O Type	Reset
65	LP/P9.0	O	pob8	LP
66	DCLK/P9.1	O	pob8	DCLK
67	D0	IO	pbcedct8	D0
68	D1	IO	pbcedct8	D1
69	D2	IO	pbcedct8	D2
70	D3	IO	pbcedct8	D3
71	D4	IO	pbcedct8	D4
72	D5	IO	pbcedct8	D5
73	VSS	P	vss	
74	VDD	P	vdd	
75	D6	IO	pbcedct8	D6
76	D7	IO	pbsedct8	D7
77	D8/A16/P4.0	IO	pbcedct8	P4.0
78	D9/A17/P4.1	IO	pbcedct8	P4.1
79	D10/A18/P4.2	IO	pbcedct8	P4.2
80	D11/A19/P4.3	IO	pbcedct8	P4.3
81	D12/A20/P4.4	IO	pbcedct8	P4.4
82	D13/A21/P4.5	IO	pbcedct8	P4.5
83	VSS	P	vss	
84	VDD	P	vdd	
85	D14/A22/P4.6	IO	pbcedct8	P4.6
86	D15/A23/P4.7	IO	pbcedct8	P4.7
87	nDREQ0/P5.0	IO	pbceuct4	P5.0
88	nDACK0/P5.1	IO	pbceuct4	P5.1
89	nDREQ1/P5.2	IO	pbceuct4	P5.2
90	nDACK1/P5.3	IO	pbceuct4	P5.3
91	IICSDA/P5.4	IO	pbceuct8	P5.4
92	IIC SCK/P5.5	IO	pbceuct8	P5.5
93	VSS	P	vss	
94	VDD	P	vdd	
95	URXD/P5.6	IO	pbceuct4	P5.6
96	UTXD/P5.7	IO	pbceuct4	P5.7

Table 1-1. 128-Pin QFP Pin Assignment (Continued)

Pin No	Function	I/O State @Initial	I/O Type	Reset
97	SIORXD0/P6.0	IO	pbseuct4	P6.0
98	SIOCLK0/P6.1	IO	pbseuct4	P6.1
99	SIOTXD0/P6.2	IO	pbseuct4	P6.2
100	SIORDY/nWAIT/P6.3	IO	pbseuct4	P6.3
101	SIORXD1/P6.4	IO	pbseuct4	P6.4
102	SIOCLK1/P6.5	IO	pbseuct4	P6.5
103	SIOTXD1/P6.6	IO	pbseuct4	P6.6
104	EINT3/P6.7	IO	pbseuct4	P6.7
105	TCK/RP0/P7.0	IO	pbceuct4	P7.0
106	TMS/RP1/P7.1	IO	pbceuct4	P7.1
107	TDI/RP2/P7.2	IO	pbceuct4	P7.2
108	nTRST/RP3/P7.3	IO	pbceuct4	P7.3
109	TDO/RP4/P7.4	IO	pbceuct4	P7.4
110	RP5/P7.5	IO	pbceuct4	P7.5
111	VSS	P	vss	
112	VDD	P	vdd	
113	RP6/P7.6	IO	pbceuct4	P7.6
114	RP7/P7.7	IO	pbceuct4	P7.7
115	XTAL0	I	oscm	XTAL0
116	EXTAL0	O	oscm	EXTAL0
117	RESET	I	pisu	RESET
118	TEST0	I	pis	TEST0
119	TEST1	I	pis	TEST1
120	RTCVDD	P	vddt	
121	XTAL1	I	oscm	XTAL1
122	EXTAL1	O	oscm	EXTAL1
123	ADCVSS	P	vsst	
124	AVREF	A	apad	AVREF
125	AIN0/P8.0	I	piueuc	P8.0
126	AIN1/P8.1	I	piueuc	P8.1
127	AIN2/P8.2	I	piueuc	P8.2
128	AIN3/P8.3	I	piueuc	P8.3

IC U2: GSA03, EPG Board, G-Guide System Controller




Figure 9-17

## Pin Functions

Pin Name	Pin Number	I/O	Function
<b>SDRAM control</b>			
MA [11..0]	115, 114, 143-149, 111-113	O	Address Bus to SDRAM
MD [15..0]	132-137, 139-140, 121, 123-129	I/O	Data Bus to SDRAM
MCLK	142	O	Clock to SDRAM
MCS	116	O	Chip Select to SDRAM
MRAS	117	O	Row Address Strobe to SDRAM
MCAS	118	O	Column Address Strobe to SDRAM
MWE	119	O	Write Enable to SDRAM
MLDQM	120	O	Lower Data Input / Output Mask to SDRAM
MUDQM	141	O	Upper Data Input / Output Mask to SDRAM
<b>CPU interface</b>			
RESCPU	58	O	CPU reset signal
SH/68K	62	I	CPU Bus mode selection
PCLK	199	O	Clock to CPU
LDS/WRL	197	I	68EC000 mode: Lower Data Strobe SH mode: Low Write strobe
UDS/WRH	198	I	68EC000 mode: Upper Data Strobe SH mode: High Write strobe
RW/RD	196	I	68EC000 mode: Read/Write strobe SH mode: Read strobe
DTACK/WAIT	201	O	68EC000 mode: Data Transfer Acknowledge SH mode: WAIT
IPL[2..0]	19-17	O	Interrupt Privilege Level
IRQACK	57	I	68EC000 mode: interrupt acknowledge <sup>†</sup> SH mode: IRQOUT from CPU
PA23/CS	21	I	68EC000 mode: Address pin 23 SH mode: Chip Select input
PA[22..1]	22-25,28-30,39- 50,54-56	I	CPU address bus (SH mode use UPA[21..1] only)
PD[15..0]	16-12, 7-3, 207-202	I/O	CPU data bus
<b>Flash/ROM control</b>			
FOE	59	O	Output Enable to Flash memory / ROM
FWE	60	O	Write Enable to Flash memory
<b>Video signal</b>			
CSI	169	I	composite sync input
HSI	168	I	H sync input

<sup>†</sup> Interrupt acknowledge is derived from the logical combination of the Function Code FC0, FC1, FC2 of 68EC000.




Pin Name	Pin Number	I/O	Function
VSI	167	I	V sync input
CSO	165	O	composite sync output
HSO	164	O	H sync output
VSO	163	O	V sync output
BLEND	93	O	Alpha Blending Switch
OSD/TV	94	O	OSD / TV Switch
OSD/PIP	95	O	OSD / PIP Switch
BKP	162	O	Back Porch signal for external clamping circuit
GEN/LOCK	161	O	GEN / LOCK PLL mode indicator
<b>I<sup>2</sup>C bus control</b>			
MSCL	66	I/O	Master IIC Bus Clock
MSDA	67	I/O	Master IIC Bus Data
SSCL	160	I/O	Slave IIC Bus Clock
SSDA	159	I/O	Slave IIC Bus Data
<b>Infra-Red interface</b>			
IRIN	70	I	IR code input
IROUT	158	O	IR code output
<b>Miscellaneous</b>			
OUTP0/HTST	68	O	Programmable output port 0 / H sync Test output
OUTP1/VBID	69	O	Programmable output port 1 / VBI Data test output
GCLR	61	I	Global Clear
<b>Oscillation</b>			
XTAL1	9	I	Connect to an 36MHz external resonator. When in external clock input mode, an external clock is input via this pin.
XTAL2	10	O	Connect to an 36MHz external resonator. When in external clock input mode, this pin is left open.
<b>Analog Signals</b>			
R/YOUT	85	O	Red or Y Output
G/UOUT	87	O	Green or U Output
B/VOUT	89	O	Blue or V Output
CVBS	189	I	Composite Video Base-band Signal

Pin Name	Pin Number	Function
<b>Power</b>		
DVDD	31, 171	3.3V power supply for digital portion of internal hybrid circuit
DGND	37, 195	0V ground reference for digital portion of internal hybrid circuit
AVDD	33, 81, 83, 172, 174	3.3V power supply for analog portion of internal hybrid circuit
AGND	35, 90, 91, 193, 194	0V ground reference for analog portion of internal hybrid circuit

Pin Name	Pin Number	Function
VDD	11, 27, 53, 78, 104, 130, 157, 166, 208	3.3V power supply for the digital logic circuit
GND	1, 2, 8, 20, 26, 51, 52, 63-65, 71, 72, 79, 96, 97, 102, 103, 105-110, 122, 131, 138, 150, 151, 155, 156, 170, 200	0V ground reference for the digital logic circuit
<b>Miscellaneous</b>		
VRTS, VRT, VRB, VRBS, VCLMP	176, 178, 182, 183, 185	Reference voltage inputs for internal A/D converter (See Chapter 6)
NC	32, 34, 36, 38, 73-77, 80, 82, 84, 86, 88, 92, 98-101, 152-154, 173, 175, 177, 179-181, 184, 186-188, 190-192	Not connected

IC U11: SDA9488X, EPG Board, Picture in Picture IC

Block Diagram



1) SDA9588X, SDA 9488X: 2x8bit

Figure 9-18

Number	Name	Type	Description
1	XIN	I	crystal oscillator (input) or external clock input
2	XQ	O	crystal oscillator (output)
3	HSP	I/TTL	horizontal sync for parent channel
4	VSP	I/TTL	vertical sync for parent channel
5	SDA	I/O	I <sup>2</sup> C-bus data
6	SCL	I	I <sup>2</sup> C-bus clock
7	VDD	S	digital supply voltage
8	VSS	S	digital ground
9	I2C	I	I <sup>2</sup> C Address
10	INT	O/TTL	interrupt
11	IN1	I/ana	V/R input for external YUV/RGB source
12	IN2	I/ana	Y/G input for external YUV/RGB source
13	IN3	I/ana	U/B input for external YUV/RGB source
14	FSW	I	fast switch input for YUV/RGB switch
15	SEL	O	fast blanking output for PIP
16	OUT3	O/ana	analog output: chrominance signal +(B-Y) or -(B-Y) or B
17	OUT2	O/ana	analog output: luminance signal Y or G
18	OUT1	O/ana	analog output: chrominance signal +(R-Y) or -(R-Y) or R
19	VDDA2	S	analog supply voltage for DAC
20	VSSA2	S	analog ground for DAC
21	VREFH	I/ana	upper reference voltage for ADC and DAC
22	VDDA1	S	analog supply voltage for ADC
23	VSSA1	S	analog ground for ADC
24	CVBS3	I/ana	CVBS3 or V (SDA 9588X) or C Input
25	VREFL	I/O	lower reference voltage for ADC
26	CVBS2	I/ana	CVBS2 or U (SDA 9588X) or Y (of Y/C) Input
27	VREFM	I/O	mid-level reference voltage for ADC
28	CVBS1	I/ana	CVBS1 or Y (of YUV, SDA 9588X) Input

I= Input / ana=analog / O= Output / TTL=Digital (TTL) / S=Supply voltage

## 9.13 List of Abbreviations

### Analog Board

+5VSTBY	Permanent Supply 5V
BSC2	Pin8 Scart2 (only for Europe)
A_DATA	Data from Analog- to Digital-Board (UART-Communication)
A_RDY	Analog-board ready (status information to digital-board)
A18 - A19	Parallel Address Bus (CC - Flash-ROM and S-RAM)
A8 - A17	Parallel Address Bus (CC - Flash-ROM and S-RAM)
AD0 - AD7	Parallel Address and Data Bus (CC - Flash-ROM and S-RAM)
AFC	Automatic Frequency Control
AFEL	Audio Frontend Left
AFER	Audio Frontend Right
AGC / WSRI	Automatic Gain Control (for Europe), Wide Screen Rear In (for NTSC)
AINFL	Audio In Front Left
AINFR	Audio In Front Right
AKILL	Audio Kill Signal
ALADC	Audio Left to ADC
ALDAC	Audio Left from DAC
ALE	Address Latch Enable
AM0	Adress-mode 0
AM1	Adress-mode 1
ARADC	Audio Right to ADC
ARDAC	Audio Right from DAC
ASCC1M	Audio Scart 1 Mute (System Clock Output for Real time Clock-Adjustment)
AVCC	Power Supply for A/D-converter
AVSS	GND-Pin for A/D-converter
CFIN	Chroma Front In
CS0	Chip Select 0 (CC - S-RAM)
CS2	Chip Select 2 (CC - Flash-ROM)
CVBSFIN	Video Front In
D_DATA	Data from Digital- to Analog-Board (UART-Communication)
D_RDY	Digital-board ready (status information from digital-board)
DAC_MUTE	Mute Signal for DAC
DAOUT	Digital Audio Out
DVAL	Audio from Digital Video In Left
DVAR	Audio from Digital Video In Right
DVCC1	Power Supply Pin
DVCC2	Power Supply Pin
DVCC3	Power Supply Pin
DVSS1	GND Pin
DVSS2	GND Pin
DVSS3	GND Pin
FAN_OFF	Fan for Basic engine
FBIN	Fast Blanking input
FOME	Follow ME Status line (matching signals yes/no; only for Europe)
G1... 10	DISPLAY GRID
INT	Interrupt OUT for the CC
INT	Interrupt - line from Display Print
ION	Inverse ON-Line
IPFAIL	Inverse Power Fail Detection
IPOR	Inverse Power On Reset
IRESET	Inverse Reset Input
IRR	Signal from IR-Receiver
K1	Key-Input-Line
K2	Key-Input-Line
KILL	Audio Mute
P50 IN	P50 Input-line (only for Europe)
P50 OUT	P50 Output-line (only for Europe)
POR_DC	Power On Reset for Display Control Print (Ext_DL)
PSS	Pal/Secam-Select

PWM_FIL	Control line for Filament Voltage Generation
PWONSW	Amplifier Switch Audio A/D Converter
RD	Output Enable ReaD (CC - Flash-ROM and S-RAM)
RECLED	Control Signal for REC-LED
RESET_DIG	Reset Line to Digital Board
RP	Inverse Reset line to Flash-ROM
RSA1/2	Record Selector 1/2
RY/BY	Ready/Busy - input line (from Flash-ROM)
SIF1	Sound intermediate frequency
SB1	Secam Band 1 (PCB-Test entrance)
SCL	I <sup>2</sup> C-Bus
SCLSW	Switched I <sup>2</sup> C-Bus
SDA	I <sup>2</sup> C-Bus
SDASW	Switched I <sup>2</sup> C-Bus
SFS_TS	SAW Filter Select Trap Select
STBY	Standby-Line (Flash_Toshiba)
SYNC	Video Sync input
TEMP_SENSE	Temperature Sense Line
VER	HW-version input
VFV	Video from Frontend
VKK	VFT Driver Power Supply
VREFH	Pin for Reference-voltage input to A/D-converter
VREFL	Pin for Reference-voltage input to A/D-converter
VS1/2	View Selector 1/2
WR	Write Enable (CC - Flash-ROM and S-RAM)
WSFI	Wide Screen Signalling Front In
WU	Wake Up
X1	Oscillator Pin
X2	Oscillator Pin
XIN	Oscillator Pin
XOUT	Oscillator Pin
XT1	Low Frequency Oscillator Pin
XT2	Low Frequency Oscillator Pin
YFIN	Luminance Front In

### Digital Board

+12V	+12V Power Supply
+2V5_FLI	+2V5 Power Supply for FLI
+2V5_PLL	+2V5 Power Supply for PLL
+3V3	+3V3 Power Supply
+3V3_ANA	+3V3 Power Supply Analogue
+3V3_DD	+3V3 Power Supply Digital
+3V3_FLI	+3V3 Power Supply for FLI
+5V	+5V Power Supply
+5V_BUFFER	+5V Power Supply for Video Filters
5508_HS	Horizontal Synchronisation from Host Decoder to Progressive Scan
5508_ODD_EVEN	Odd - Even control from Host Decoder to Progressive Scan
-5V	-5V Power Supply
-5V_BUFFER	-5V Power Supply for Video Filters
A_EMPRESS(13:0)	EMPRESS address output to SDRAM
ACC_ACLK_OSC	Audio Clock PLL output sync with incoming video for record
ACC_ACLK_PLL	Audio Clock PLL output for play back
ACLK_EMP	EMPRESS audio clock output
AD_ACLK	Audio Decoder Clock
AD_BCLK	Audio Decoder I2S bit clock
AD_DATA0	Audio Decoder Output data (PCM)
AD_SPDIF33	Audio digital output to the analog board
AD_WCLK	Audio Decoder I2S word clock
AE_ACLK	Audio Encoder Clock
AE_ACLK_OEN	Audio Encoder Clock Output Enable
AE_BCLK	Audio Encoder I2S bit clock
AE_BCLK_DV	Audio Encoder I2S bit clock to DVIO

AE_BCLK_VSM	Audio Encoder I2S bit clock to VSM	EMI_A(21:1)	External Memory Interface Address Bus(Host Decoder)
AE_DATAI	Audio Encoder Input data (PCM)	EMI_BE0N	External Memory Interface Lower byte enable(Host Decoder)
AE_DATAI_DV	Audio Encoder Input data (PCM) from DVIO	EMI_BE1N	External Memory Interface Upper byte enable(Host Decoder)
AE_DATAO	Audio Encoder Output data (PCM)	EMI_CAS0N	External Memory Interface SDRAM column address strobe(Host Decoder)
AE_WCLK	Audio Encoder I2S word clock	EMI_CE1N	External Memory Interface VSM Lower bank enable
AE_WCLK_DV	Audio Encoder I2S word clock to DVIO	EMI_CE2N	External Memory Interface VSM Higher bank enable
AE_WCLK_VSM	Audio Encoder I2S word clock to VSM	EMI_CE3N	External Memory Interface flash IC's enable
ANA_WE	Analogue write enable	EMI_D(15:0)	External Memory Interface Data Bus(Host Decoder)
ANA_WE_LV	Analogue write enable Low Voltage	EMI_PROCCLK	External Memory Interface Processor Clock(Host Decoder)
B_IN_VIP	Video blue input to Video Input Processor	EMI_RWN	External Memory Interface Read/Write control signal(Host Decoder)
B_OUT	Video blue output from Host Decoder	EMI_WAIT	External Memory Interface Wait state request(Host Decoder)
B_OUT_B	Filtered blue video output	EMPRESS_BOOT	EMPRESS BOOT select input
BA	Bank Address	EMPRESS_IRQN	EMPRESS Interrupt request output
BCLK_CTL_SERVICE	Bitclock control Service Interface	FLASH_OEN	FLASH output enable control signal
BE_BCLK	Basic Engine I2S bit clock	G_IN_VIP	Video green input to Video Input Processor
BE_BCLK_VSM	Basic Engine I2S bit clock to VSM	G_OUT	Video green output from Host Decoder
BE_CPR	Basic Engine Control Processor ready to accept data	G_OUT_B	Filtered green video output from Host Decoder
BE_DATA_RD	Basic Engine Data read	GNDD	Digital Ground
BE_DATA_WR	Basic Engine Data write	HD_M_AD(13:0)	Host Decoder SDRAM address bus
BE_FAN	Basic Engine FAN	HD_M_CASN	Host Decoder SDRAM column address strobe
BE_FLAG	Basic Engine error flag	HD_M_CLK	Host Decoder SDRAM clock
BE_IRQN	Basic Engine interrupt request	HD_M_CS0N	Host Decoder SDRAM chip select
BE_LOADN	Basic Engine LOAD(LOW active)	HD_M_DQ(15:0)	Host Decoder SDRAM data bus
BE_RXD	Basic Engine S2B received data	HD_M_DOML	Host Decoder SDRAM data mask enable(Lower)
BE_SUR	Basic Engine servo unit ready to accept data (S2B)	HD_M_DOMU	Host Decoder SDRAM data mask enable(Upper)
BE_SYNC	Basic Engine sector/abs time sync	HD_M_RASN	Host Decoder SDRAM row address strobe
BE_TXD	Basic Engine S2B transmitted data	HD_M_WEN	Host Decoder SDRAM write enable
BE_V4	Basic Engine versatile input pin	HSOUT	Horizontal synchronisation OUT
BE_WCLK	Basic Engine I2S word clock	ION	Inverted ON: Enable the power supply for the digital board when LOW
C_IN	Video Chrominance input	IRESET_DIG	Initialisation of the digital board, HIGH when power ON
C_IN_VIP	Chrominance input to Video Input Processor	JTAG3_TCK	JTAG Test Clock
C_OUT	Chrominance output from Host Decoder	JTAG3_TD_VIP_TO_VE	JTAG Transmitted Data Video Input Processor to Video Encoder
C_OUT_B	Filtered Chrominance output	JTAG3_TD_VSM_TO_VIP	JTAG Transmitted Data Versatile Stream Manager to Video Input Processor
CAS	Column Address strobe	JTAG3_TMS	JTAG Test Mode Select
CB_OUT(9:0)	Chrominance Blue out	JTAG3_TRSTN	JTAG Test part ResetN
CLK4	SDRAM clock	LOAD_DVN	LOAD Digital Video(LOW active)
CPUINT0	Control processor unit interrupt	MUTEN	Mute enable
CPUINT1	Control processor unit interrupt	MUTEN_LV	Mute enable Low Voltage
CR_OUT(9:0)	Chrominance Red out	P_SCAN_YUV(7:0)	Progressive Scan digital video bus
CTS1P	Clear to send (Service Interface)	R_IN_VIP	Video Red input to Video Input Processor
CVBS_OUT	Composite video output out of the Host Decoder	R_OUT	Video Red output from Host Decoder
CVBS_OUT_B	Filtered Composite video output	R_OUT_B	Filtered Red Video output from Host Decoder
CVBS_OUT_B_VIP	Composite video output to Video Input Processor(digital board video loop)	RAS	Row Address Strobe
CVBS_Y_IN	Composite video/Luminance input	RESETN	Reset Host Decoder
CVBS_Y_IN_A	Composite video/Luminance input to Video Input Processor	RESETN_BE	System reset basic engine (buffered)
CVBS_Y_IN_B	Composite video/Luminance input to Video Input Processor	RESETN_DVIO	System reset Digital Video Input Output (buffered)
CVBS_Y_IN_C	Composite video/Luminance input to Video Input Processor	RESETN_VE	System reset Video Encoder
D_ADDR(10:0)	Address bus	ROMH_CEN	Flash 2 chip enable
D_DATA(29:0)	Data bus	ROML_CEN	Flash 1 chip enable
D_EMPRESS(15:0)	SDRAM data input/output of EMPRESS	RSTN_BE	Reset control of basic engine
D_PAR_D(7:0)	Front-end parallel interface data (record)		
D_PAR_DVALID	Front-end parallel interface data valid		
D_PAR_REQ	Front-end parallel interface request		
D_PAR_STR	Front-end parallel interface strobe		
D_PAR_SYNC	Front-end parallel interface sync		
DV_IN_CLK	Digital Video in clock from DVIO board		
DV_IN_DATA(7:0)	Digital Video in data bus from DVIO board		
DV_IN_HS	Digital Video in horizontal synchronisation from DVIO board		
DV_IN_VS	Digital Video in vertical synchronisation from DVIO board		

RSTN_DVIO	Reset control of DVIO	VIP_ICLK	Video Input Processor input Clock
RTS1P	Ready To Send data to service serial interface	VIP_IDQ	Video Input Processor output data qualifier
RX1P	Receive data from service serial interface	VIP_IGP1	Video Input Processor input general purpose 1
SCL	I2C bus clock	VIP_INT	Video Input Processor interrupt
SD_CASN	SDRAM Column Address strobe output (active LOW)	VIP_RTS1	Video Input Processor ready to send
SD_CLK	SDRAM clock output	VIP_VS	Video Input Processor vertical synchronisation
SD_CLKE	SDRAM clock enable output	VIP_YUV(7:0)	Video Input Processor digital video(CCIR 656)
SD_CSN	SDRAM	VS_IN	Vertical synchronisation IN
SD_DQM(1:0)	SDRAM data mask enable output	VSM_M_A(13:0)	Versatile Stream Manager SDRAM address bus
SD_RASN	SDRAM row address strobe output	VSM_M_CASN	Versatile Stream Manager SDRAM column address strobe
SD_WEN	SDRAM write enable output	VSM_M_CLKEN	Versatile Stream Manager SDRAM clock enable
SDA	I2C bus data SEL_ACLK1 Select audio clock(playback)	VSM_M_CLKOUT	Versatile Stream Manager SDRAM clock out
SM_CS3N	SRAM chip select	VSM_M_D(15:0)	Versatile Stream Manager SDRAM data bus
SM_LBN	SRAM lower bank	VSM_M_LDQM	Versatile Stream Manager SDRAM lower data mask enable
SM_OEN	SRAM output enable	VSM_M_RASN	Versatile Stream Manager SDRAM row address strobe
SM_UBN	SRAM upper bank	VSM_M_UDQM	Versatile Stream Manager SDRAM upper data mask enable
SM_WEN	SRAM write enable	VSM_M_WEN	Versatile Stream Manager SDRAM write enable
SMA(17:0)	SRAM address output	VSM_UART1_CTSN	Versatile Stream Manager UART1 clear to send to analog board (UART1 is gateway to analog board)
SMD(15:0)SRAM	data input/output	VSM_UART1_RTSN	Versatile Stream Manager UART2 clear to send to DVIO board (UART2 is gateway to DVIO board)
SYSCLK_EMPRESS	System clock EMPRESS	VSM_UART1_RX	Versatile Stream Manager UART1 ready to send to analog board
SYSCLK_PROGSCAN	System clock Progressive Scan	VSM_UART1_TX	Versatile Stream Manager UART2 ready to send to DVIO board
SYSCLK_VSM_5508	System clock VSM and Host decoder	VSM_UART2_CTSN	Versatile Stream Manager UART1 received data to analog board
TX1P	Transmit data to service serial interface	VSM_UART2_RTSN	Versatile Stream Manager UART2 received data to DVIO board
U_IN	Video U input	VSM_UART2_RX	Versatile Stream Manager UART1 transmitted data to analog board
U_IN_VIP	Video U input to Video Input Processor	VSM_UART2_TX	Versatile Stream Manager UART2 transmitted data to DVIO board
V_IN	Video V input	VSOUT	Vertical synchronisation OUT
V_IN_VIP	Video V input to Video Input Processor	WE	Write Enable
VCC3_CLK_BUF	Power supply 3V3 clock buffer	Y_IN	Luminance input from analog board
VCC3_VSM	Power supply 3V3 Versatile Stream Manager	Y_OUT	Luminance output from Host Decoder
VCC3_VSM_MEM	Power supply 3V3 Versatile Stream Manager Memory	Y_OUT_B	Filtered luminance output
VCC5_4046	Power supply 5V to PLL IC	YY_OUT(9:0)	Luminance output from FLI
VDD_125	Power supply 5V to buffer 7202		
VDD_CORE	Stu5508 Core supply voltage 2.5V		
VDD_EMP	Empress supply voltage 3.3V		
VDD_EMP_CORE	Empress Core supply voltage 2.5V		
VDD_FLASH_H	Flash 7301 supply voltage		
VDD_FLASH_L	Flash 7302 supply voltage		
VDD_LVC32	Power supply LVC32		
VDD_PCM	Power supply Audio decoder of Stu5508		
VDD_PLL	Power supply PLL audio decoder of Stu5508		
VDD_RGB	Power supply video encoder of Stu5508		
VDD_STI	Power supply of Stu5508		
VDD_YCC	Power supply video encoder of Stu5508		
VDD5_MK2703	Power supply MK2703		
VDD5_OSC	Power supply Oscillator		
VDDA1A_7118	Power supply for analog input of VIP		
VDDA2A_7118	Power supply for analog input of VIP		
VDDA3A_7118	Power supply for analog input of VIP		
VDDA4A_7118	Power supply for analog input of VIP		
VDDE_7118	Power supply digital for peripheral cells of VIP		
VDDL_7118	Power supply digital for core of VIP		
VDDX_7118	Power supply for crystal oscillator of VIP		
VE_DATA(7:0)	Video Encoder data Bus		
VE_DSN	Video Encoder Data Strobe		
VE_DTACKN	Video Encoder Data Transfer acknowledge		
VIP_ERROR	Video Input Processor error		
VIP_FB	Video Input Processor Fast Blanking		
VIP_FID_FF	Video Input Processor field identifier to Flip Flop		
VIP_HS	Video Input Processor horizontal synchronisation		

### Digital Board Chrysalis

ADC	Analog to Digital Converter
DAC	Digital to Analog Converter
DENC	Digital (Video) Encoder (Video DAC)
DV	Digital Video (Camcorder)
EF	Emitter Follower
OSD	On-Screen Display
VIP	Video Input Processor (Video ADC)
2Fh	Progressive scan video
2V5	+2V5 Power supply for Link+Codec IC7431
3V3	+3V3 Power supply
3V3_A	+3V3 Analog power supply for PHY IC7400
3V3_D	+3V3 Digital power supply for PHY IC7400
3V3_DLY	+3V3 Power supply for IC7500

3V3_LINK	+3V3 Power supply for Link+Codec IC7431
3V3_F	+3V3 Power supply for optional Flash memory IC7432
3V3_RAM	+3V3 Power supply for SDRAM IC7430
3V3_uP	+3V3 Power supply for Micro-controller IC7802
3V3_32kHz	+3V3 Power supply for audio format adaptation circuitry IC7507 and IC7508
3V3_AC	+3V3 Power supply for audio system clock generator IC7605 and IC7606
+5V	+5V Power supply
5V_PLL	+5V Power supply for VCO of audio PLL IC7604
A (1:17)	Flash address lines of uPD72893
A_MUTE	Audio Mute
ABCK	Audio Bit Clock
AD (1:10)	Address bus lines for Host I/F of Link+Codec IC7431
AEMP1	PCM1 emphasis ON/OFF for PCM1 output
AFS1	Audio sampling frequency indication signal
ALRCLK	Audio Word Select
AMCLK44	11.2896MHz (=256 * 44.1 kHz) audio master clock signal for 44.1 kHz audio
AMCLK48	12.288MHz (=256 * 48 kHz) audio master clock signal for 32 kHz and 48 kHz audio
APWM	PWM signal for audio PLL
ASIC	Application Specific Integrated Circuit
BUFENn_AUD	Buffer Enable Audio
BUFENn_VID	Buffer Enable Video
CLK27M_CON	27MHz Clock to Digital Board
CS	Parallel interface chip select input of Link+Codec IC7431
CTL (0:1)	Link interface control lines
CTSN	Clear to Send
D (0:15)	Flash data lines of Link+Codec IC7431
DCDi	Directional Correlational Deinterlacing. Circuitry that reduces jaggies on diagonal edges when deinterlacing video-sourced material.
DV_STATUS	Interrupt pin for reading DV-status
HS_CLK	Video clock input of Link+Codec IC7431
INT	Interrupt request output of Link+Codec IC7431 (input to Micro-Controller)
IOR	Parallel interface IO read control input of Link+Codec IC7431
ISPN	In System Programming signal (used for programming IC7802)
LKON	Link-on signal output
LPS	Link power status input
LREQ	Link request input
MA (0:10)	SDRAM address lines of Link+Codec IC7431
MCAS	SDRAM column address strobe signal
MCLK	SDRAM clock signal
MD (0:15)	SDRAM data lines of Link+Codec IC7431
MRAS	SDRAM row-address strobe signal
MWE	SDRAM write enable signal
PCM1	Audio Serial Data Output of Link+Codec IC7431
PCM1_NEW	'MSB justified' to I2S converted audio serial data; audio serial data input of audio DAC UDA1334A
PD (0:15)	Data bus lines for Host I/F of Link+Codec IC7431

PHY_D (0:7)	Data bus connection between PHY and LINK device
RESETn	DVIO board reset
RESET_FM	Reset signal driven by Flashmaster programming device
RESTB	Reset input of Link+Codec IC7431
RTSN	Request to Send
RWZ	Parallel interface read/write control input of Link+Codec IC7431
RXD	Receive Data
SCLK	Link control output clock
TXD	Transmit Data
VPP	+10V switchable programming voltage of microcontroller
YUV (0:7)	Digital Video

## Divio 1.8 Board

2V5	+2V5 Power supply for Link+Codec IC7431
3V3	+3V3 Power supply
3V3_A	+3V3 Analog power supply for PHY IC7400
3V3_D	+3V3 Digital power supply for PHY IC7400
3V3_DLY	+3V3 Power supply for IC7500
3V3_LINK	+3V3 Power supply for Link+Codec IC7431
3V3_F	+3V3 Power supply for optional Flash memory IC7432
3V3_RAM	+3V3 Power supply for SDRAM IC7430
3V3_uP	+3V3 Power supply for Micro-controller IC7802
3V3_32kHz	+3V3 Power supply for audio format adaptation circuitry IC7507 & IC7508
3V3_AC	+3V3 Power supply for audio system clock generator IC7605 & IC7606
+5V	+5V Power supply
5V_PLL	+5V Power supply for VCO of audio PLL IC7604
A(1:17)	Flash address lines of uPD72893
A_MUTE	Audio Mute
ABCK	Audio Bit Clock
AD(1:10)	Address bus lines for Host I/F of Link+Codec IC7431
AEMP1	PCM1 emphasis ON/OFF for PCM1 output
AFS1	Audio sampling frequency indication signal
ALRCLK	Audio Word Select
AMCLK44	11.2896MHz (=256*44.1kHz) audio master clock signal for 44.1kHz audio
AMCLK48	12.288MHz (=256*48kHz) audio master clock signal for 32kHz and 48kHz audio
APWM	PWM signal for audio PLL
BUFENn_AUD	Buffer Enable Audio
BUFENn_VID	Buffer Enable Video
CLK27M_CON	27MHz Clock to Digital Board
CS	Parallel interface chip select input of Link+Codec IC7431
CTL(0:1)	Link interface control lines
CTSN	Clear to Send
D(0:15)	Flash data lines of Link+Codec IC7431
DV_STATUS	Interrupt pin for reading DV-status
HS_CLK	Video clock input of Link+Codec IC7431
INT	Interrupt request output of Link+Codec IC7431 (input to Micro-Controller)
IOR	Parallel interface IO read control input of Link+Codec IC7431



ISPN.....	In System Programming signal (used for programming IC7802)
LKON.....	Link-on signal output
LPS.....	Link power status input
LREQ.....	Link request input
MA(0:10).....	SDRAM address lines of Link+Codec IC7431
MCAS.....	SDRAM column address strobe signal
MCLK.....	
MD(0:15).....	SDRAM data lines of Link+Codec IC7431
MRAS.....	SDRAM row-address strobe signal
MWE.....	SDRAM write enable signal
PCM1.....	Audio Serial Data Output of Link+Codec IC7431
PCM1_NEW.....	"MSB justified" to I2S converted audio serial data; audio serial data input of audio DAC UDA1334A
PD(0:15).....	Data bus lines for Host I/F of Link+Codec IC7431
PHY_D(0:7).....	Data bus connection between PHY and LINK device
RESETn.....	DVIO board reset
RESET_FM.....	Reset signal driven by Flashmaster programming device
RESTB.....	Reset input of Link+Codec IC7431
RTSN.....	Request to Send
RWZ.....	Parallel interface read/write control input of Link+Codec IC7431
RXD.....	Receive Data
SCLK.....	Link control output clock
TXD.....	Transmit Data
VPP.....	+10V switchable programming voltage of microcontroller
YUV(0:7).....	Digital Video

# 10. Spare Parts List

## 10.1 Exploded View of the Set




Figure 10-1

## 10.2 Exploded View of the Front Panel Complete



TR 06017\_001  
040203

Figure 10-2

10.3 Exploded View of the Front without PWBs



TR 06018\_001  
040203

Figure 10-3

## Mechanical

## Various

0001	3103 607 90281	PANEL FRONT ASSY EU
0011	3103 607 50341	BUTTON CAP STAND BY
0013	3103 607 50361	BUTTON CAP OPEN/CL
0015	3103 607 50371	BUTTON CAP EPG ASSY
0020	3103 607 50351	WINDOW DISPLAY ASSY
0026	3103 607 50441	DOOR FRONT AV ASSY
0033	3103 604 00441	HINGE DOOR FRONT AV
0046	3103 607 50381	RING ROCKER CURSOR
0047	3103 607 50411	BUTTON CAP RECORD
0048	3103 607 50421	RING ROCKER PLAY/PAU
0070	3103 607 90251	COVER TRAY ASSY
0105	3103 607 50491	FOOT ASSY
0300	3103 607 50461	COVER ASSY
0350	3128 147 14731	REM. C. RC19046001/01
0351	2422 070 98133	MAINSCORD EUR
0351	4822 321 10713	MAINSCORD UK
0352	3103 601 00111	SCART CABLE EU
0357	4822 320 50377	CONNECT. CABLE PAL
0358	2422 076 00522	CABLE IR-LED
0380	3103 605 20591	DIR FOR USE DVDR80/051
		ENG
0380	3103 605 20611	DIR FOR USE DVDR80/001
		FRA/HOL
0380	3103 605 20641	DIR FOR USE DVDR80/
		021SWE/FIN
0381	3103 605 20621	DIR FOR USE DVDR80/001
		SP/IT/P
0381	3103 605 20651	DIR FOR USE DVDR80/
		021DAN/NOR
0390	3103 605 20601	DIR FOR USE DVDR80/001
		DEU/ENG
0450	3103 606 80081	BOX PRINTED
0457	3103 606 20081	CUSHION H
0510	3122 785 90590	EPG INTERFACE CABLE
		FOR COMPAIR
8001	3103 601 00190	FFC 22-POL-A-TYP 225MM
		(AB-DB)
8003	3103 601 00210	FFC 7-POL-A-TYP 110MM
		(DB-EPG)
8004	3103 601 00220	FFC 10-POL-D-TYP 350MM
		(UP-DB)
8006	3103 601 00240	FFC 22-POL-A-TYP 160MM
		(DB-EP)
8007	3103 601 00250	KR 4POL GESCH 180MM
8008	3103 601 00062	CBLE KR 12P/115/12P KR
		UL
8008	3103 601 00441	CBLE KR 12P/130/12P UL
8009	3103 601 00270	FFC 30/15-15-POL-A-TYP
		400MM
8009	3103 601 00501	FFC 30/15-15-POL-A-TYP
		494MM
8011	3103 601 00290	FFC 10-POL-D-TYP 360MM
		(AB-EP)
8012	3103 601 00400	CBLE KR 8P/125/8P KR UL
8013	3103 601 00310	KR 9POL GESCH 370MM
8015	3103 601 00320	FFC 7-POL-D-TYP 280MM
		(DIO-EP)
8016	3103 601 00330	FFC 4-POL-D-TYP 190MM
		(DIO-EP)
8017	3103 601 00340	FFC 10-POL-A-TYP 210MM
		(EP-DC)
8018	3103 601 00350	IEEE 1394 DVID
8019	3103 601 00360	IEEE 1394 CHRYSALIS
		350MM
8020	3103 601 00370	FFC 6-POL-D-TYP 220MM
		(DIO-DB)
8021	3103 601 00380	FFC 22-POL-D-TYP 175MM
		(AB-EP)
8026	3103 601 00431	FFC 22-POL-A-TYP 245MM
		(AB-DB)
8027	3103 601 00451	FFC 7-POL-A-TYP 155MM
		(EPG-DB)

## Display Board

## Various

1110	4822 242 82114	EFOEC8004/T4
1130	4822 276 13732	SWITCH TACT PUSH
1160	4822 276 13732	SWITCH TACT PUSH
1161	4822 276 13732	SWITCH TACT PUSH
1162	4822 276 13732	SWITCH TACT PUSH
1163	4822 276 13732	SWITCH TACT PUSH
1164	4822 276 13732	SWITCH TACT PUSH
1165	4822 276 13732	SWITCH TACT PUSH
1166	4822 276 13732	SWITCH TACT PUSH

1167	4822 276 13732	SWITCH TACT PUSH
1168	4822 276 13732	SWITCH TACT PUSH
1169	4822 276 13732	SWITCH TACT PUSH
1170	4822 276 13732	SWITCH TACT PUSH
1910	4822 267 11031	10P. FEM. V
1911	3103 601 00160	CABLE TREE ASSY 4 POL
1920	2422 026 05301	SOC CINCH V. 3P FJPJ1127
1921	2422 026 05307	CON MDIN H 4P F YKF51 B
1922	2422 025 10185	CON BM H 9P M 2.00 PH B
1940	3103 601 00170	CABLE TREE ASSY 3 POL
1941	3103 601 00180	CABLE TREE ASSY 2 POL A

## -H-

2100	5322 126 11583	10nF 10% 50V 0603
2101	3198 017 34730	0603 16V 47nF COL
2102	4822 124 11946	22µF 20% 16V
2103	5322 126 11583	10nF 10% 50V 0603
2104	2238 586 59812	0603 50V 100NP80M
2110	4822 124 21732	10µF 20% 25V
2111	3198 017 34730	0603 16V 47nF COL
2112	4822 126 13879	220nF 20% 16V
2113	5322 121 42498	680nF 5% 63V
2114	5322 126 11578	1nF 10% 50V 0603
2115	3198 024 44730	47nF 50V 0603
2116	4822 124 11946	22µF 20% 16V
2117	4822 124 81151	22µF 50V
2118	2020 552 94427	0603 50V 100P 5%
2119	2020 552 94427	0603 50V 100P 5%
2120	2020 552 94427	0603 50V 100P 5%
2121	2020 552 94427	0603 50V 100P 5%
2122	2020 552 94427	0603 50V 100P 5%
2123	2020 552 94427	0603 50V 100P 5%
2124	2020 552 94427	0603 50V 100P 5%
2125	2020 552 94427	0603 50V 100P 5%
2126	2020 552 94427	0603 50V 100P 5%
2200	4822 126 14241	0603 50V 330P COL R
2201	4822 126 14241	0603 50V 330P COL R
2202	2238 586 59812	0603 50V 100NP80M

## □

3100	4822 051 30223	22k 5% 0.062W
3101	4822 051 30223	22k 5% 0.062W
3102	4822 051 30222	2k2 5% 0.062W
3103	4822 051 30221	220Ω 5% 0.062W
3104	4822 051 30103	10k 5% 0.062W
3105	4822 051 30222	2k2 5% 0.062W
3106	4822 117 12925	47k 1% 0.063W 0603
3107	4822 051 30222	2k2 5% 0.062W
3108	4822 117 12925	47k 1% 0.063W 0603
3109	4822 051 30222	2k2 5% 0.062W
3110	4822 051 30221	220Ω 5% 0.062W
3111	4822 051 30223	22k 5% 0.062W
3112	4822 050 11002	1k 1% 0.4W
3113	4822 051 30102	1k 5% 0.062W
3114	4822 051 30101	100Ω 5% 0.062W
3115	4822 051 30101	100Ω 5% 0.062W
3116	4822 051 30331	330Ω 5% 0.062W
3117	4822 051 30103	10k 5% 0.062W
3118	4822 051 30331	330Ω 5% 0.062W
3119	4822 051 30471	470Ω 5% 0.062W
3120	4822 051 30102	1k 5% 0.062W
3121	4822 116 83872	220Ω 5% 0.5W
3122	4822 051 30103	10k 5% 0.062W
3123	4822 051 30471	470Ω 5% 0.062W
3124	4822 051 30103	10k 5% 0.062W
3125	4822 051 30471	470Ω 5% 0.062W
3126	4822 051 30101	100Ω 5% 0.062W
3127	4822 117 13632	100k 1% 0.063 0.62W
3128	4822 117 13632	100k 1% 0.063 0.62W
3129	4822 051 30102	1k 5% 0.062W
3130	4822 051 30103	10k 5% 0.062W
3131	4822 051 30102	1k 5% 0.062W
3132	4822 051 30102	1k 5% 0.062W
3134	4822 117 12063	NTC DC 5W 10k 5%
3135	4822 051 30472	4k7 5% 0.062W
3136	4822 116 52213	180Ω 5% 0.5W
3137	4822 116 83876	270Ω 5% 0.5W
3138	4822 116 52213	180Ω 5% 0.5W
3139	4822 116 83876	270Ω 5% 0.5W
3140	4822 051 30103	10k 5% 0.062W
3141	4822 117 12925	47k 1% 0.063W 0603
3143	4822 051 30102	1k 5% 0.062W
3143	4822 051 30103	10k 5% 0.062W
3144	4822 051 30103	10k 5% 0.062W
3145	4822 051 30103	10k 5% 0.062W
3146	4822 051 30223	22k 5% 0.062W
3147	4822 116 52257	22k 5% 0.5W
3148	4822 116 52257	22k 5% 0.5W
3149	4822 116 52257	22k 5% 0.5W
3150	4822 051 30223	22k 5% 0.062W

3151	4822 051 30223	22k 5% 0.062W
3152	4822 051 30223	22k 5% 0.062W
3153	4822 051 30223	22k 5% 0.062W
3200	4822 051 30102	1k 5% 0.062W
3201	4822 051 30105	1M 5% 0.062W
3202	4822 051 30102	1k 5% 0.062W
3203	4822 051 30105	1M 5% 0.062W
3204	4822 051 30689	68Ω 5% 0.063W 0603 RC21
3205	4822 051 30759	75Ω 5% 0.062W
3206	4822 051 30759	75Ω 5% 0.062W
3207	4822 051 30759	75Ω 5% 0.062W
3300	4822 051 30472	4k7 5% 0.062W
3301	4822 116 83876	270Ω 5% 0.5W
3302	4822 116 83876	270Ω 5% 0.5W
3303	4822 116 83876	270Ω 5% 0.5W
3304	4822 116 83876	270Ω 5% 0.5W
3305	4822 051 30103	10k 5% 0.062W
3305	4822 117 12917	1Ω 5% 0.062W CASE0603
3400	4822 051 30681	680Ω 5% 0.062W
3500	4822 051 30681	680Ω 5% 0.062W

5100	4822 157 11706	10µH 5% 2.4X3.4
5101	2422 549 44607	EM100mH z 600RR
5103	2422 549 44607	EM100mH z 600RR
5104	4822 157 50964	100µH

## ▶

6100	4822 130 11416	PDZ6.8B
6101	9322 190 44676	LED VS LTL-1MHHR (LITO)
6102	9322 190 44676	LED VS LTL-1MHHR (LITO)
6103	9322 190 44676	LED VS LTL-1MHHR (LITO)
6105	4822 130 11397	BAS316
6106	4822 130 11397	BAS316
6107	8203 107 03921	LED LW 3333-T2-5
6109	4822 130 11397	BAS316
6111	4822 130 11397	BAS316
6112	4822 130 11397	BAS316
6200	9322 146 61685	DIO REG SM DF3A6.8FU
6201	9322 146 61685	DIO REG SM DF3A6.8FU
6202	9322 146 61685	DIO REG SM DF3A6.8FU
6203	9322 146 61685	DIO REG SM DF3A6.8FU
6204	9322 146 61685	DIO REG SM DF3A6.8FU
6400	9322 190 34685	LED VS SM LST670-J2L1-1
6401	9322 190 34685	LED VS SM LST670-J2L1-1
6402	9322 190 34685	LED VS SM LST670-J2L1-1
6500	9322 190 34685	LED VS SM LST670-J2L1-1
6501	9322 190 34685	LED VS SM LST670-J2L1-1
6502	9322 190 34685	LED VS SM LST670-J2L1-1

## ⊗

7100	2722 171 07736	VFD BJ900GNK 100°25
7101	3198 010 42310	BC847BW
7102	3198 010 42310	BC847BW
7103	3103 165 13731	IC TMP87C874F/LDCP1
7104	3198 010 42310	BC847BW
7105	3198 010 42310	BC847BW
7106	4822 130 40981	BC337-25
7107	9322 185 97667	IR REC. TSOP4836ZC1
7108	4822 130 41246	BC327-25
7109	3198 010 42310	BC847BW
7110	3198 010 42310	BC847BW
7112	4822 130 60854	DTA124EU-W
7300	3198 010 42310	BC847BW
7300	4822 130 61553	DTC124EU
7301	3198 010 42310	BC847BW
7301	4822 130 61553	DTC124EU

## Analog Board

## Various

1001▲	2422 086 10919	PROT DEV 65V 125MA
1300▲	2422 086 10899	FUSE5X20ET1A25 250V
		IEC B
1302▲	4822 252 11215	DSP301N-A21F
1303▲	4822 071 51002	19372(1A)
1304▲	2422 086 10786	FUSE,RADIAL4AMP,
1304▲	9965 000 07786	FUSE T4.0A IEC UL250V
1306▲	2422 086 10919	PROT DEV 65V 125MA
		MP13
1307▲	4822 071 51002	19372(1A)
1308▲	2422 086 10951	PROT DEV 65V 500MA PSC
1308▲	4822 252 51187	19398E1(0.500A)
1309▲	4822 071 58001	19372(800MA)
1600	4822 242 10434	L1101-95263-0E1
1701	4822 242 81436	OFWK3053M




3030	5322 117 13038	27k 1% 0.063W 0603 RC22H	3373	4822 051 30339	33Ω 5% 0.062W	3468	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R
3031	4822 051 30103	10k 5% 0.062W	3374	4822 051 30471	470Ω 5% 0.062W	3468	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR
3032	2322 704 67502	0603 RC22H 7k5 PM1 R	3375	4822 051 30471	470Ω 5% 0.062W	3469	4822 117 13632	100k 1% 0603 0.62W
3033	4822 117 12139	22Ω 5% 0.062W	3376	4822 051 30471	470Ω 5% 0.062W	3470	4822 117 13632	100k 1% 0603 0.62W
3034	4822 117 13613	2Ω 5% 0603	3401	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3471	4822 117 13632	100k 1% 0603 0.62W
3035	4822 117 13613	2Ω 5% 0603	3402	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3472	4822 117 13632	100k 1% 0603 0.62W
3036	2322 704 67502	0603 RC22H 7k5 PM1 R	3403	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3473	4822 051 30101	100Ω 5% 0.062W
3039	5322 117 13038	27k 1% 0.063W 0603 RC22H	3404	4822 051 30759	75Ω 5% 0.062W	3474	4822 051 30101	100Ω 5% 0.062W
3040	5322 117 13024	33k 1% 0.063W 0603 RC22H	3405	4822 051 30223	22k 5% 0.062W	3475	4822 051 30101	100Ω 5% 0.062W
3042	4822 050 21003	10k 1% 0.6W	3406	4822 117 12891	220k 1% ERJ3Ω	3476	4822 051 30101	100Ω 5% 0.062W
3043	4822 117 12925	47k 1% 0.063W 0603	3407	4822 051 30332	3k3 5% 0.062W	3477	4822 051 30101	100Ω 5% 0.062W
3044	4822 117 12925	47k 1% 0.063W 0603	3408	4822 051 30392	3k9 5% 0.063W 0603	3478	4822 051 30101	100Ω 5% 0.062W
3045	4822 051 30102	1k 5% 0.062W	3409	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3487	4822 117 13632	100k 1% 0603 0.62W
3045	4822 117 12925	47k 1% 0.063W 0603	3410	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3488	4822 117 13632	100k 1% 0603 0.62W
3046	4822 116 52257	22k 5% 0.5W	3411	4822 051 30759	75Ω 5% 0.062W	3489	4822 117 12864	82k 5% 0.6W
3047	4822 050 21003	10k 1% 0.6W	3412	4822 116 52201	75Ω 5% 0.5W	3490	4822 051 30151	150Ω 5% 0.062W
3049	4822 051 30472	4k7 5% 0.062W	3413	5322 117 13055	75Ω 1% 0.063W 0603 RC22H	3491	4822 051 30151	150Ω 5% 0.062W
3050	4822 117 13632	100k 1% 0603 0.62W	3414	4822 051 30759	75Ω 5% 0.062W	3492	4822 051 30151	150Ω 5% 0.062W
3051	4822 117 13632	100k 1% 0603 0.62W	3415	4822 051 30102	1k 5% 0.062W	3493	4822 051 30151	150Ω 5% 0.062W
3052	4822 051 30223	22k 5% 0.062W	3416	4822 051 30472	4k7 5% 0.062W	3494	4822 051 30151	150Ω 5% 0.062W
3053	4822 050 21003	10k 1% 0.6W	3417	4822 051 30759	75Ω 5% 0.062W	3495	4822 051 30471	470Ω 5% 0.062W
3054	4822 117 12139	22Ω 5% 0.062W	3418	4822 117 13632	100k 1% 0603 0.62W	3495	4822 051 30472	4k7 5% 0.062W
3300▲	4822 053 21335	3M3 5% 0.5W	3419	4822 051 30223	22k 5% 0.062W	3496	4822 051 30471	470Ω 5% 0.062W
3301▲	4822 053 21335	3M3 5% 0.5W	3420	4822 051 30151	150Ω 5% 0.062W	3496	4822 051 30472	4k7 5% 0.062W
3302	4822 051 30102	1k 5% 0.062W	3421	4822 051 30273	27k 5% 0.062W	3501	4822 051 30102	1k 5% 0.062W
3303	4822 051 30102	1k 5% 0.062W	3422	4822 116 52231	820Ω 5% 0.5W	3502	4822 050 11002	1k 1% 0.4W
3304	4822 051 30103	10k 5% 0.062W	3423	4822 051 30391	390Ω 5% 0.062W	3503	4822 117 13632	100k 1% 0603 0.62W
3305▲	4822 053 21684	680k 5% 0.5W	3424	4822 051 30333	33k 5% 0.062W	3504	4822 117 13632	100k 1% 0603 0.62W
3306	4822 116 83872	220Ω 5% 0.5W	3425	4822 051 30471	470Ω 5% 0.062W	3505	4822 117 13632	100k 1% 0603 0.62W
3307	4822 051 30103	10k 5% 0.062W	3426	4822 051 30333	33k 5% 0.062W	3505	4822 117 13632	100k 1% 0603 0.62W
3308	4822 116 52272	330k 5% 0.5W	3427	4822 051 30759	75Ω 5% 0.062W	3506	4822 117 13632	100k 1% 0603 0.62W
3309	4822 116 52272	330k 5% 0.5W	3428	4822 117 13632	100k 1% 0603 0.62W	3507	4822 117 13632	100k 1% 0603 0.62W
3310	4822 116 52272	330k 5% 0.5W	3429	4822 117 12925	47k 1% 0.063W 0603	3508	4822 051 30102	1k 5% 0.062W
3311	4822 051 30102	1k 5% 0.062W	3431	4822 051 30472	4k7 5% 0.062W	3509	4822 050 11002	1k 1% 0.4W
3312	4822 051 30221	220Ω 5% 0.062W	3432	4822 116 52175	100Ω 5% 0.5W	3510	4822 117 13632	100k 1% 0603 0.62W
3313	4822 116 52234	100k 5% 0.5W	3433	4822 116 52175	100Ω 5% 0.5W	3511	4822 117 13632	100k 1% 0603 0.62W
3314	4822 117 13611	1k 1% 0603 ERJ3Ω	3434	4822 116 52283	4k7 5% 0.5W	3512	4822 051 30102	1k 5% 0.062W
3314	5322 117 13018	1k0 1% 0.063W 0603 RC22H	3435	4822 116 52201	75Ω 5% 0.5W	3513	4822 051 30102	1k 5% 0.062W
3315	4822 117 12902	8k2 1% 0.063W 0603	3436	4822 116 52199	68Ω 5% 0.5W	3514	4822 117 13632	100k 1% 0603 0.62W
3315	5322 117 13056	8k2 1% 0.063W 0603 RC22H	3437	4822 051 30103	10k 5% 0.062W	3515	4822 050 11002	1k 1% 0.4W
3316	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3438	4822 051 30103	10k 5% 0.062W	3516	4822 117 13632	100k 1% 0603 0.62W
3317	4822 051 30102	1k 5% 0.062W	3439	4822 051 30103	10k 5% 0.062W	3517	4822 116 52283	4k7 5% 0.5W
3318	4822 116 52175	100Ω 5% 0.5W	3441	4822 116 52201	75Ω 5% 0.5W	3518	4822 051 30102	1k 5% 0.062W
3321	2322 193 14477	RST MFLM PR01 A 0Ω47 PM5 A	3442	4822 051 30154	150k 5% 0.062W	3519	4822 116 52283	4k7 5% 0.5W
3323	4822 117 12891	220k 1% ERJ3Ω	3443	4822 117 13632	100k 1% 0603 0.62W	3520	4822 051 30221	220Ω 5% 0.062W
3324	2322 702 60564	0 0603 560k 5%	3444	4822 117 13632	100k 1% 0603 0.62W	3521	4822 051 30221	220Ω 5% 0.062W
3325	4822 117 12925	47k 1% 0.063W 0603	3445	4822 051 30151	150Ω 5% 0.062W	3522	4822 051 30221	220Ω 5% 0.062W
3326	4822 116 52175	100Ω 5% 0.5W	3446	4822 117 12925	47k 1% 0.063W 0603	3523	4822 050 11002	1k 1% 0.4W
3326	4822 116 52195	47Ω 5% 0.5W	3447	4822 116 83884	47k 5% 0.5W	3524	4822 117 12968	820Ω 5% 0.62W
3327	4822 051 30105	1M 5% 0.062W	3448	4822 051 30471	470Ω 5% 0.062W	3525	4822 051 30221	220Ω 5% 0.062W
3328	4822 051 30103	10k 5% 0.062W	3449	4822 051 30151	150Ω 5% 0.062W	3526	4822 051 30102	1k 5% 0.062W
3329	3198 021 32250	0603 2M 2 PM5 COL R	3450	4822 051 30471	470Ω 5% 0.062W	3527	4822 117 12968	820Ω 5% 0.62W
3330	4822 051 30471	470Ω 5% 0.062W	3451	4822 050 21003	10k 1% 0.6W	3528	4822 051 30472	4k7 5% 0.062W
3331	4822 051 30109	10Ω 5% 0.062W	3452	4822 051 30151	150Ω 5% 0.062W	3529	4822 051 30472	4k7 5% 0.062W
3332	2120 108 93941	0603 MCR03 5k62 PM1 R	3454	4822 050 11002	1k 1% 0.4W	3530	4822 117 12968	820Ω 5% 0.62W
3332	5322 117 13031	5k6 1% 0.063W 0603 RC22H	3455	4822 051 30103	10k 5% 0.062W	3531	4822 117 12968	820Ω 5% 0.62W
3333	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3458	4822 117 12902	8k2 1% 0.063W 0603	3532	4822 050 11002	1k 1% 0.4W
3334	4822 051 30563	56k 5% 0.062W	3459	4822 051 30103	10k 5% 0.062W	3533	4822 050 11002	1k 1% 0.4W
3335	4822 051 30471	470Ω 5% 0.062W	3460	4822 117 12902	8k2 1% 0.063W 0603	3534	4822 117 13632	100k 1% 0603 0.62W
3336	4822 051 30471	470Ω 5% 0.062W	3461	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3600	4822 051 30103	10k 5% 0.062W
3337	4822 051 30102	1k 5% 0.062W	3461	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3601	4822 116 52175	100Ω 5% 0.5W
3338	4822 051 30221	220Ω 5% 0.062W	3462	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3602	4822 051 30472	4k7 5% 0.062W
3339	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3462	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3603	4822 116 52175	100Ω 5% 0.5W
3340	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3462	2122 551 00031	VDR 0805 1M A/6V4 MAX 21VR	3606	4822 051 30102	1k 5% 0.062W
3341	4822 051 30683	68k 5% 0.062W	3463	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3607	4822 051 30102	1k 5% 0.062W
3342	4822 116 52283	4k7 5% 0.5W	3463	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3611	4822 051 30101	100Ω 5% 0.062W
3343	5322 117 13026	4k7 1% 0.063W 0603 RC22H	3464	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3612	4822 051 30101	100Ω 5% 0.062W
3344	4822 051 30683	68k 5% 0.062W	3464	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3701	4822 116 52228	680Ω 5% 0.5W
3346	4822 051 30222	2k2 5% 0.062W	3465	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3702	4822 051 30471	470Ω 5% 0.062W
3347	4822 051 30472	4k7 5% 0.062W	3465	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3703	4822 116 52245	150k 5% 0.5W
3348	4822 051 30681	680Ω 5% 0.062W	3465	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3704	4822 051 30221	220Ω 5% 0.062W
3349	4822 051 30479	47Ω 5% 0.062W	3466	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3705	4822 051 30103	10k 5% 0.062W
3350	4822 051 30102	1k 5% 0.062W	3466	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3710	4822 051 30562	5k6 5% 0.063W 0603 RC21
3351	4822 051 30105	1M 5% 0.062W	3466	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3711	4822 051 30333	33k 5% 0.062W
3352	2322 193 14687	RST MFLM PR01 A 0Ω68 PM5	3467	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3714	4822 051 30183	18k 5% 0.062W
3353	4822 051 30272	2k7 5% 0.062W	3467	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3715	4822 051 30103	10k 5% 0.062W
3354	4822 051 30272	2k7 5% 0.062W	3467	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3716	4822 051 30472	4k7 5% 0.062W
3355	4822 051 30479	47Ω 5% 0.062W	3467	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3717	4822 051 30472	4k7 5% 0.062W
3356	4822 116 52231	820Ω 5% 0.5W	3467	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R	3720	4822 051 30331	330Ω 5% 0.062W
3357	4822 051 30472	4k7 5% 0.062W	3467	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3724	4822 100 12158	22k 30%
3358	4822 051 30109	10Ω 5% 0.062W	3467	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3725	4822 117 12902	8k2 1% 0.063W 0603
3360	4822 116 52231	820Ω 5% 0.5W	3467	2322 574 10402	VDR 0805 1M A/6V4 MAX 21VR	3726	4822 051 30101	100Ω 5% 0.062W
3361	4822 051 30102	1k 5% 0.0						

3737	4822 051 30222	2k2 5% 0.062W
3738	4822 051 30682	6k8 5% 0.062W
3739	4822 051 30562	5k6 5% 0.063W 0603 RC21
3740	4822 051 30681	680Ω 5% 0.062W
3741	4822 051 30472	4k7 5% 0.062W
3742	4822 051 30472	4k7 5% 0.062W
3743	4822 051 30563	5k6 5% 0.062W
3744	4822 117 13632	100k 1% 0603 0.62W
3745	4822 051 30562	5k6 5% 0.063W 0603 RC21
3746	4822 051 30562	5k6 5% 0.063W 0603 RC21
3758	4822 051 30103	10k 5% 0.062W
3931	4822 117 12925	47k 1% 0.063W 0603
3932	4822 117 12925	47k 1% 0.063W 0603
3933	4822 117 12925	47k 1% 0.063W 0603
3934	4822 051 30101	100Ω 5% 0.062W
3935	4822 051 30101	100Ω 5% 0.062W
3936	4822 051 30103	10k 5% 0.062W
3937	4822 051 30222	2k2 5% 0.062W
3938	4822 051 30222	2k2 5% 0.062W
3939	4822 051 30472	4k7 5% 0.062W
3940	3198 021 31060	0603 10M PM5COL R
3941	3198 021 31060	0603 10M PM5COL R
3942	4822 051 30333	33k 5% 0.062W
3943	4822 051 30333	33k 5% 0.062W
3944	4822 051 30333	33k 5% 0.062W
3945	4822 051 30333	33k 5% 0.062W
3946	4822 051 30333	33k 5% 0.062W
3947	4822 051 30333	33k 5% 0.062W
3948	4822 051 30472	4k7 5% 0.062W
3950	4822 117 13632	100k 1% 0603 0.62W
3951	4822 051 30223	22k 5% 0.062W
3952	4822 051 30153	15k 5% 0.062W
3953	4822 051 30472	4k7 5% 0.062W
3954	4822 051 30472	4k7 5% 0.062W
3955	4822 051 30103	10k 5% 0.062W

5001	2422 549 43062	SM EMI 100mH z 600R R
5300▲	2422 531 02546	TFM SMT SLOT SRW28EC9-E01V0* B
5302▲	2422 549 44509	MAINS 25mH 0A4 HF2022R
5304	4822 157 70826	2.4μH
5305	4822 157 70826	2.4μH
5306	2422 535 94634	IND FXD LHL08 S 2U2 PM20
5307	4822 157 11737	22μH 10% 9X9.5
5308	4822 157 11737	22μH 10% 9X9.5
5309	4822 157 11737	22μH 10% 9X9.5
5401	4822 157 11706	10μH 5% 2.4X3.4
5402	4822 157 11706	10μH 5% 2.4X3.4
5403	4822 157 11706	10μH 5% 2.4X3.4
5404	4822 157 11706	10μH 5% 2.4X3.4
5406	4822 157 11706	10μH 5% 2.4X3.4
5600▲	4822 157 11706	10μH 5% 2.4X3.4
5601▲	4822 157 11706	10μH 5% 2.4X3.4
5602▲	4822 157 11706	10μH 5% 2.4X3.4
5705	4822 157 11139	6.8μH 5%
5709	4822 157 11139	6.8μH 5%
5710	2422 549 44162	IND VAR 7MM Y 77M8 B
5711	2422 549 44162	IND VAR 7MM Y 77M8 B
5713	4822 157 11747	15μH 5%
5714	4822 157 11747	15μH 5%
5931	4822 157 11706	10μH 5% 2.4X3.4
5932	2422 549 43062	EMI 100mH z 600R R

6003	4822 130 30621	1N4148
6004	4822 130 11397	BAS316
6004	4822 130 30621	1N4148
6005	4822 130 11397	BAS316
6006	9340 260 20115	DIO SIG SM BAW56W
6007	4822 130 11397	BAS316
6300	5322 130 32677	1N5822
6300	9322 161 76682	DIO REC SB340L-7024
6301	4822 130 31603	1N4006
6302	4822 130 31603	1N4006
6303	5322 130 32677	1N5822
6303	9322 161 76682	DIO REC SB340L-7024
6304	4822 130 31878	1N4003G
6305	4822 130 31603	1N4006
6306	4822 130 31603	1N4006
6307	9322 161 76682	DIO REC SB540L-7024
6307	9322 184 68682	DIO REC STPS5L40-C2
6308	9322 161 76682	DIO REC SB540L-7024
6308	9322 184 68682	DIO REC STPS5L40-C2
6309	9322 126 71673	DIO REC BYT42M A (TEG0)
6310	9322 161 76682	DIO REC SB360L-7024
6310	9322 188 34682	DIO REC STPS3L60-C2
6311	4822 130 31878	1N4003G
6312	4822 130 11416	PDZ6.8B
6313	4822 130 10871	SBYV27-200

6314	4822 130 10837	UDZ58.2B
6315	4822 130 11397	BAS316
6316	4822 130 30842	BAV21
6317	4822 130 42488	BYD33D
6317	9322 126 71673	DIO REC BYT42M A (TEG0)
6318	3198 010 53390	DIO REG BZX79-B33 A COL
6319	4822 130 42488	BYD33D
6319	9322 126 71673	DIO REC BYT42M A (TEG0)
6320	4822 130 11397	BAS316
6321	4822 130 10654	BAT254
6322	4822 130 11416	PDZ6.8B
6324	9340 548 69115	DIO REG SM PDZ27B
6325	4822 130 81234	1N5819
6401	9340 548 61115	DIO REG SM PDZ12B
6402	9340 548 61115	DIO REG SM PDZ12B
6403	9340 548 61115	DIO REG SM PDZ12B
6404	9340 548 61115	DIO REG SM PDZ12B
6409	4822 130 11416	PDZ6.8B
6414	4822 130 11416	PDZ6.8B
6415	9340 548 61115	DIO REG SM PDZ12B
6416	9340 548 61115	DIO REG SM PDZ12B
6417	9340 548 61115	DIO REG SM PDZ12B
6418	9340 548 61115	DIO REG SM PDZ12B
6419	9340 548 61115	DIO REG SM PDZ12B
6420	9340 548 61115	DIO REG SM PDZ12B
6422	4822 130 11564	UDZ3.9B
6423	9340 548 61115	DIO REG SM PDZ12B
6424	9340 548 61115	DIO REG SM PDZ12B
6425	9340 548 61115	DIO REG SM PDZ12B
6426	9340 548 61115	DIO REG SM PDZ12B
6427	9340 548 61115	DIO REG SM PDZ12B
6428	9340 548 61115	DIO REG SM PDZ12B
6429	9340 548 61115	DIO REG SM PDZ12B
6600	4822 130 11397	BAS316
6703	9340 552 30115	DIO SIG SM BA591 (PHSE)
6704	9340 552 30115	DIO SIG SM BA591 (PHSE)
6705	9340 552 30115	DIO SIG SM BA591 (PHSE)



7001	3198 010 42320	BC857BW
7001	4822 130 60854	DTA124EU-W
7003	4822 209 62312	MC33078D
7004	9322 148 70668	IC SM AD1852JRS (ANA0) R
7005	3198 010 42310	BC847BW
7006	3198 010 42310	BC847BW
7007	9352 670 99118	IC SM UDA1361TTS/NI
7008	3198 010 42320	BC857BW
7009	3198 010 42320	BC857BW
7010	3198 010 42310	BC847BW
7010	4822 130 61553	DTC124EU
7301	4822 209 14933	TL431IZ
7302	4822 130 11336	STP16NE06FP
7303	9322 160 70668	FET POW SM SH936ADY
7303	9322 183 38668	FET POW SM STS9NF30L
7304	4822 209 14933	TL431IZ
7305	4822 209 14933	TL431IZ
7306	4822 130 61553	DTC124EU
7307	9322 157 37687	FET POW STP3NC60FP L
7308	4822 130 61553	DTC124EU
7309	9322 180 12685	FET POW SM SI2312DS
7310	3198 010 42310	BC847BW
7311	3198 010 42310	BC847BW
7312	4822 130 41782	BF422
7313	9352 673 56112	IC TEA1507P/NT (PHSE) L
7314▲	9322 153 43682	OPT CP LTV817BM
7314▲	9965 000 09548	PHOTOCOUPLER TCET1108G
7315	4822 209 14933	TL431IZ
7317	9322 191 71687	FET POW STD17NF03L-1 L
7318	9322 163 75685	FET SIG SM SI2306DS
7319	5322 130 60159	BC846B
7320	9322 163 75685	SI2306DS(VISH)
7321	4822 130 61553	DTC124EU
7322	3198 010 42320	BC857BW
7401	3198 010 42320	BC857BW
7402	3198 010 42310	BC847BW
7403	3198 010 42320	BC857BW
7404	3198 010 42320	BC857BW
7405	3198 010 42310	BC847BW
7406	3198 010 42320	BC857BW
7407	3198 010 42310	BC847BW
7408	9322 173 41668	IC SM ST6618 R
7409	3198 010 42310	BC847BW
7410	9322 174 76668	IC SM NJM2267M (JRC0) R
7411	9322 179 71668	IC SM NJM2285M (JRC0) R
7412	4822 130 61553	DTC124EU
7415	9340 219 30115	BC817-25W
7416	9340 219 30115	BC817-25W
7421	3198 010 42310	BC847BW
7501	5322 209 11102	HEF4052BT
7502	4822 209 32071	MC33079D
7503	5322 209 11102	HEF4052BT

7504	5322 209 11102	HEF4052BT
7505	4822 209 62312	MC33078D
7506	9340 219 30115	BC817-25W
7508	9340 219 30115	BC817-25W
7509	9340 219 30115	BC817-25W
7511	9340 219 30115	BC817-25W
7600	9322 186 87668	SM MSP3415G-QG-B8V3
7701	4822 130 61553	DTC124EU
7702	4822 130 61553	DTC124EU
7704	4822 130 61553	DTC124EU
7705	4822 130 61553	DTC124EU
7706	4822 130 61553	DTC124EU
7710	9352 606 11118	IC SM TDA9818TV1
7710	9352 621 13118	IC SM TDA9817TV1
7711	3198 010 42320	BC857BW
7712	4822 130 61553	DTC124EU
7713	3198 010 42320	BC857BW
7714	3198 010 42310	BC847BW
7716	3198 010 42320	BC857BW
7717	3198 010 42310	BC847BW
7717	5322 130 60159	BC846B
7931	4822 209 17505	STV5348D
7932	3198 010 42310	BC847BW
7933	3198 010 42310	BC847BW
7934	4822 209 60177	LM339D

UP Sub Board

Various

1801	2422 543 01115	RES XTL SM 24M576 12P CX-11F R
1805	4822 242 70938	TA252E00 (32.768KHZ)
1980	2422 025 17723	CON BM V 8P M2.00 C36 B
1984	2422 025 17723	CON BM V 8P M2.00 C36 B
1986	2422 025 16677	CON BM H 10P F 1.00 FFC
1987	2422 025 17723	CON BM V 8P M2.00 C36 B
1988	2422 025 17723	CON BM V 8P M2.00 C36 B



2800	2238 586 59812	0603 50V 100NP80M
2801	4822 122 33752	15pF 5% 50V
2802	4822 122 33752	15pF 5% 50V
2803	2238 586 59812	0603 50V 100NP80M
2804	2238 586 59812	0603 50V 100NP80M
2805	2238 586 59812	0603 50V 100NP80M
2806	2238 586 59812	0603 50V 100NP80M
2807	4822 126 13879	220nF 20% 16V
2808	2238 586 59812	0603 50V 100NP80M
2809	2238 586 59812	0603 50V 100NP80M
2810	4822 122 33741	10pF 10% 50V
2811	4822 122 33741	10pF 10% 50V
2812	5322 126 11583	10nF 10% 50V 0603
2813	4822 122 33741	10pF 10% 50V
2814	4822 122 33741	10pF 10% 50V
2815	4822 126 13883	220pF 5% 50V
2816	4822 124 11968	220mF 20% 5.5V
2817	2238 586 59812	0603 50V 100NP80M
2818	4822 126 13883	220pF 5% 50V
2819	4822 124 42234	100μF 20% 6.3V
2820	5322 126 11583	10nF 10% 50V 0603
2821	5322 126 11583	10nF 10% 50V 0603
2822	2238 586 59812	0603 50V 100NP80M
2823	5322 126 11578	1nF 10% 50V 0603
2824	3198 017 41050	0603 10V 1μF COL R
2825	2020 552 94427	0603 50V 100P 5%
2828	2238 586 59812	0603 50V 100NP80M
2829	4822 124 21732	10μF 20% 25V
2830	2238 586 59812	0603 50V 100NP80M
2831	5322 126 11583	10nF 10% 50V 0603
2833	2238 586 59812	0603 50V 100NP80M



3800	4822 051 30223	22k 5% 0.062W
3801	4822 051 30103	10k 5% 0.062W
3802	4822 051 30223	22k 5% 0.062W
3803	4822 051 30102	1k 5% 0.062W
3804	4822 051 30103	10k 5% 0.062W
3805	4822 051 30101	100Ω 5% 0.062W
3806	4822	



3816	4822 051 30103	10k 5% 0.062W
3817	4822 051 30222	2k2 5% 0.062W
3818	4822 051 30472	4k7 5% 0.062W
3819	4822 051 30103	10k 5% 0.062W
3820	4822 051 30102	1k 5% 0.062W
3821	4822 051 30103	10k 5% 0.062W
3822	4822 051 30103	10k 5% 0.062W
3823	4822 117 13632	100k 1% 0.62W
3824	4822 051 30102	1k 5% 0.062W
3825	4822 051 30103	10k 5% 0.062W
3826	4822 051 30102	1k 5% 0.062W
3827	4822 051 30102	1k 5% 0.062W
3828	4822 051 30103	10k 5% 0.062W
3829	4822 051 30103	10k 5% 0.062W
3830	4822 051 30102	1k 5% 0.062W
3831	4822 051 30102	1k 5% 0.062W
3832	4822 051 30333	33k 5% 0.062W
3833	4822 051 30102	1k 5% 0.062W
3834	4822 051 30102	1k 5% 0.062W
3835	4822 051 30102	1k 5% 0.062W
3836	4822 051 30101	100Ω 5% 0.062W
3837	4822 051 30123	12k 5% 0.062W
3838	4822 051 30102	1k 5% 0.062W
3839	4822 051 30273	27k 5% 0.062W
3840	4822 051 30472	4k7 5% 0.062W
3841	4822 117 13632	100k 1% 0.62W
3842	4822 117 12891	220k 1% ERJ3Ω
3843	4822 051 30333	33k 5% 0.062W
3844	4822 051 30221	220Ω 5% 0.062W
3845	4822 051 30102	1k 5% 0.062W
3846	4822 051 30333	33k 5% 0.062W
3847	4822 051 30103	10k 5% 0.062W
3849	4822 117 12925	47k 1% 0.063W 0.603
3850	4822 051 30183	18k 5% 0.062W
3851	4822 051 30103	10k 5% 0.062W
3852	4822 051 30103	10k 5% 0.062W
3854	4822 051 30102	1k 5% 0.062W
3855	4822 051 30471	470Ω 5% 0.062W
3856	4822 051 30103	10k 5% 0.062W
3857	4822 051 30103	10k 5% 0.062W
3858	4822 117 13632	100k 1% 0.62W
3860	4822 051 30222	2k2 5% 0.062W
3861	3198 021 32250	0.603 2M 2 PMS COL R
3862	4822 051 30103	10k 5% 0.062W
3863	4822 117 13608	4.7Ω 5% 0.603 0.0016W
3864	4822 117 13608	4.7Ω 5% 0.603 0.0016W
3865	4822 117 13608	4.7Ω 5% 0.603 0.0016W
3866	4822 117 13608	4.7Ω 5% 0.603 0.0016W
3867	4822 051 30759	75Ω 5% 0.062W
3868	4822 051 30103	10k 5% 0.062W
3869	4822 051 30331	330Ω 5% 0.062W
3870	4822 117 13632	100k 1% 0.62W
3871	4822 051 30103	10k 5% 0.062W
3872	4822 051 30103	10k 5% 0.062W
3873	4822 051 30472	4k7 5% 0.062W
3874	4822 051 30103	10k 5% 0.062W
3875	4822 051 30103	10k 5% 0.062W
3876	4822 051 30103	10k 5% 0.062W
3878	4822 051 30102	1k 5% 0.062W
3879	4822 051 30102	1k 5% 0.062W
3881	4822 117 12925	47k 1% 0.063W 0.603
3882	4822 117 12925	47k 1% 0.063W 0.603
3884	4822 051 30101	100Ω 5% 0.062W
3885	4822 051 30101	100Ω 5% 0.062W
3886	4822 051 30472	4k7 5% 0.062W
3887	4822 051 30472	4k7 5% 0.062W
3888	4822 051 30471	470Ω 5% 0.062W
3889	4822 051 30183	18k 5% 0.062W
3916	4822 051 30273	27k 5% 0.062W
3917	2322 704 63603	0.603 RC22H 36k PM1 R
3919	5322 117 13024	33k 1% 0.063W 0.603 RC22H
3920	4822 051 30562	5k6 5% 0.063W 0.603 RC21
3921	4822 051 30471	470Ω 5% 0.062W
3922	4822 051 30102	1k 5% 0.062W
3923	4822 051 30103	10k 5% 0.062W
3924	4822 051 30103	10k 5% 0.062W
3925	4822 117 12706	10k 1% 0.063W CASE0.603 RC22H
3927	4822 051 30333	33k 5% 0.062W

5801	2422 549 44607	EMI100mH z 600RR
5802	2422 549 44607	EMI100mH z 600RR
5803	2422 549 44607	EMI100mH z 600RR
5804	2422 549 44607	EMI100mH z 600RR

6800	4822 130 11397	BAS316
6801	4822 130 11564	UDZ3.9B
6802	4822 130 10654	BAT254

6803	4822 130 10654	BAT254
6804	4822 130 10654	BAT254
6805	4822 130 10654	BAT254
6901	5322 130 34331	BAV70



7801	9352 190 00118	IC SM 74LVC573AD
7802	4822 130 61553	DTC124EU
7803	9322 186 16668	IC SM CY62128VLL-70SC
7804	3103 165 13721	IC TMP91CW12AF/LIRPT
7805	9965 000 17112	M29W800DT-70N6/AN130067
7806	9322 163 26685	IC SM NCP301LSN30
7807	4822 209 73852	PMBT2369
7808	4822 209 16907	M24C16-MN6T
7810	9352 686 35118	IC SM PCA9515DP
7811	4822 130 61553	DTC124EU
7813	3198 010 42310	BC847BW
7814	3198 010 42310	BC847BW
7815	3198 010 42310	BC847BW
7816	3198 010 42310	BC847BW
7817	3198 010 42310	BC847BW
7818	4822 130 60854	DTA124EU-W
7821	9340 560 36235	BSH111
7822	9340 560 36235	BSH111
7825	9322 181 92682	LA7213
7902	4822 209 63709	LM324D
7903	4822 130 61553	DTC124EU
7906	4822 130 61553	DTC124EU
7908	4822 130 61553	DTC124EU

## IO Extension Board

## Various

1920	2422 025 17897	CON H 6P F 1.00 FFC 0.3 B
1921	2422 025 16924	CON H 7P F 1.00 FFC 0.3 B
1922	2422 026 05374	SOC CINCH H 3P F 3L1
1923	2422 025 16979	BM H 4P F 1.00 FFC 0.3 B
1924	2422 026 05391	SOC PHONE H 1P F 3.5 BK
1925	4822 267 31729	CONNECTOR



2250	3198 017 41050	0.603 10V 1μF COL R
2254	4822 122 33753	150pF 5% 50V
2255	2238 586 59812	0.603 50V 100NP80M
2256	2238 586 59812	0.603 50V 100NP80M
2257	5322 126 11578	1nF 10% 50V 0.603
2258	2238 586 59812	0.603 50V 100NP80M
2259	2222 867 15339	0.603 50V 33P 5%
2260	2238 586 59812	0.603 50V 100NP80M
2261	4822 124 42234	100μF 20% 6.3V
2265	5322 126 11583	10nF 10% 50V 0.603
2266	2238 586 59812	0.603 50V 100NP80M
2267	5322 126 11578	1nF 10% 50V 0.603




3250	4822 116 52219	330Ω 5% 0.5W
3252	4822 051 30101	100Ω 5% 0.062W
3254	4822 051 30221	220Ω 5% 0.062W
3255	4822 117 13632	100k 1% 0.603 0.62W
3257	4822 051 30221	220Ω 5% 0.062W
3259	4822 116 52201	75Ω 5% 0.5W
3260	4822 051 30222	2k2 5% 0.062W
3261	4822 051 30471	470Ω 5% 0.062W
3262	4822 051 30561	560Ω 5% 0.062W
3263	4822 116 52195	47Ω 5% 0.5W
3264	4822 051 30101	100Ω 5% 0.062W
3273	2122 551 00031	VDR 0805 1M A/6V4 MAX 21V R
3273	2322 574 10402	VDR 0805 1M A/6V4 MAX 21V R

5250	2422 536 00019	TRANSFORMER 6RG (SAGA) B
5251	2422 549 43062	EMI 100mH z 600R R
5253	2422 549 43062	EMI 100mH z 600R R
5255	2422 549 43062	EMI 100mH z 600R R



6255	9322 175 41687	OPT JFJ1000-010010
6256	9322 146 61685	DIO REG SM DF3A6.8FU
6257	9322 146 61685	DIO REG SM DF3A6.8FU

6258	9322 146 61685	DIO REG SM DF3A6.8FU
------	----------------	----------------------



7250	5322 209 11517	PC74HCU04T
------	----------------	------------

## DVIO Board

## Various

1400	2422 543 01115	RES XTL SM 24M576 12P CX-11F R
1500	2422 025 17084	CON V 60P F 0.80 179161 R
1501	2422 025 16543	CON BM H 4P M 2.00 PH
1502	2422 086 11075	FUSE SM F 750MA 125V UL
1800	2422 543 89022	RES XTL SM 6M000 20P CX-5F R
1901	2422 025 17106	CON BM H 4P F 0.8 IEEE R
1903	2422 025 16542	CON BM H 2P M 2.00 PH SMD R



2400	2238 586 59812	0.603 50V 100NP80M
2401	3198 017 41050	0.603 10V 1μF COL R
2402	4822 126 14506	270pF 5% 50V 0.603
2403	4822 124 80151	47μF 16V
2404	2238 586 59812	0.603 50V 100NP80M
2405	2238 586 59812	0.603 50V 100NP80M
2406	2238 586 59812	0.603 50V 100NP80M
2407	2238 586 59812	0.603 50V 100NP80M
2408	2238 586 59812	0.603 50V 100NP80M
2412	4822 122 33741	10pF 10% 50V
2413	4822 122 33741	10pF 10% 50V
2415	4822 124 80151	47μF 16V
2416	2238 586 59812	0.603 50V 100NP80M
2417	2238 586 59812	0.603 50V 100NP80M
2418	2238 586 59812	0.603 50V 100NP80M
2419	2238 586 59812	0.603 50V 100NP80M
2420	2238 586 59812	0.603 50V 100NP80M
2431	4822 124 80151	47μF 16V
2432	2238 586 59812	0.603 50V 100NP80M
2433	2238 586 59812	0.603 50V 100NP80M
2434	2238 586 59812	0.603 50V 100NP80M
2435	2238 586 59812	0.603 50V 100NP80M
2436	2238 586 59812	0.603 50V 100NP80M
2437	2238 586 59812	0.603 50V 100NP80M
2438	2238 586 59812	0.603 50V 100NP80M
2439	2238 586 59812	0.603 50V 100NP80M
2440	2238 586 59812	0.603 50V 100NP80M
2441	2238 586 59812	0.603 50V 100NP80M
2442	2238 586 59812	0.603 50V 100NP80M
2443	2238 586 59812	0.603 50V 100NP80M
2444	2238 586 59812	0.603 50V 100NP80M
2445	2238 586 59812	0.603 50V 100NP80M
2446	2238 586 59812	0.603 50V 100NP80M
2447	2238 586 59812	0.603 50V 100NP80M
2449	2238 586 59812	0.603 50V 100NP80M
2450	4822 124 23002	10μF 16V
2451	2238 586 59812	0.603 50V 100NP80M
2452	2238 586 59812	0.603 50V 100NP80M
2453	2238 586 59812	0.603 50V 100NP80M
2454	2238 586 59812	0.603 50V 100NP80M
2455	2238 586 59812	0.603 50V 100NP80M
2456	2238 586 59812	0.603 50V 100NP80M
2501	2238 586 59812	0.603 50V 100NP80M
2502	2238 586 59812	0.603 50V 100NP80M
2503	2238 586 59812	0.603 50V 100NP80M
2504	2238 586 59812	0.603 50V 100NP80M
2505	2238 586 59812	0.603 50V 100NP80M
2506	4822 124 80151	47μF 16V
2507	4822 124 80151	47μF 16V
2508	2238 586 59812	0.603 50V 100NP80M
2512	2238 586 59812	0.603 50V 100NP80M
2513	2238 586 59812	0.603 50V 100NP80M
2514	4822 124 80151	47μF 16V
2520	2238 586 59812	0.603 50V 100NP80M
2521	4822 124 80151	47μF 16V
2522	4822 124 80151	47μF 16V
2523	5322 126 11583	10nF 10% 50V 0.603
2524	5322 126 11583	10nF 10% 50V 0.603
2525	4822 124 80151	47μF 16V
2526	2238 586 59812	0.603 50V 100NP80M
2527	2238 586 59812	0.603 50V 100NP80M





3121	4822 117 12917	1Ω 5% 0.062W CASE0603	3611	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	5905	4822 157 11499	BLM11P600SPT
3122	5322 117 13033	15k 1% 0.063W 0603 RC22H				5907	4822 157 11499	BLM11P600SPT
3123	4822 051 30562	5k6 5% 0.063W 0603 RC21	3612	5322 117 13059	560Ω 1% 0.063W 0603 RC22H			
3124	2322 704 61103	0603 RC22H 11k PM1 R						
3125	4822 117 12139	22Ω 5% 0.062W	3613	4822 051 30102	1k 5% 0.062W			
3126	4822 117 12891	220k 1% ERJ3Ω	3615	4822 051 30101	100Ω 5% 0.062W			
3127	4822 051 30479	47Ω 5% 0.062W	3616	5322 117 13059	560Ω 1% 0.063W 0603 RC22H			
3128	4822 051 30479	47Ω 5% 0.062W				6500	4822 130 80622	BAT54
3129	4822 051 30479	47Ω 5% 0.062W	3617	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	6900	4822 130 80622	BAT54
3130	2120 611 00019	NTC SM 0603 0W1 4k7 PM5 R						
			3618	4822 051 30102	1k 5% 0.062W			
3131	4822 117 12917	1Ω 5% 0.062W CASE0603	3619	4822 051 30561	560Ω 5% 0.062W	7100	9352 692 48557	IC SM SAA7333HL/M1
3132	4822 117 12917	1Ω 5% 0.062W CASE0603	3620	4822 051 30222	2k2 5% 0.062W	7101	9322 166 67668	IC SM MT48LC4M16A2TG-7E(MRNO)R
3133	4822 117 12917	1Ω 5% 0.062W CASE0603	3621	5322 117 13059	560Ω 1% 0.063W 0603 RC22H			
3134	4822 117 12917	1Ω 5% 0.062W CASE0603				7102	5322 209 16384	PC74HCT9046AD
3135	4822 117 12917	1Ω 5% 0.062W CASE0603	3622	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	7103	9322 170 16685	IC SM NC7S258 (FSC0) R
3136	4822 117 12917	1Ω 5% 0.062W CASE0603				7104	9352 456 50115	HC1G04
3137	4822 051 30472	4k7 5% 0.062W	3623	4822 051 30101	100Ω 5% 0.062W	7200	9322 183 00671	STI5519-EVC-B0C
3138	4822 051 30472	4k7 5% 0.062W	3624	4822 051 30102	1k 5% 0.062W	7201	9322 130 41668	IC SM M24C64-WMN6 R
3200	4822 051 30332	3k3 5% 0.062W	3625	4822 051 30101	100Ω 5% 0.062W	7202	4822 209 30212	PC74HCT125T
3201	4822 051 30152	1k5 5% 0.062W	3626	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	7203	9322 142 88668	IC SM LF25CDT R
3202	4822 051 30103	10k 5% 0.062W				7204	9322 142 88668	IC SM LF25CDT R
3203	4822 117 12139	22Ω 5% 0.062W	3627	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	7300	9322 166 67668	MT48LC4M16A2TG-7E
3204	4822 051 30101	100Ω 5% 0.062W				7301	3104 123 97040	IC ASSY DIG.BOARD FL1 DISC MAN
3205	4822 051 30101	100Ω 5% 0.062W	3628	4822 051 30102	1k 5% 0.062W			
3206	4822 051 30101	100Ω 5% 0.062W	3629	4822 051 30181	180Ω 5% 0.062W	7302	3104 123 97030	IC ASSY DIG.BOARD FL2 DISC MAN
3207	4822 051 30103	10k 5% 0.062W	3630	4822 051 30181	180Ω 5% 0.062W			
3208	4822 117 12139	22Ω 5% 0.062W	3631	4822 117 12917	1Ω 5% 0.062W CASE0603	7402	9322 166 67668	MT48LC4M16A2TG-7E
3209	4822 051 30103	10k 5% 0.062W	3632	4822 051 30561	560Ω 5% 0.062W	7403	9352 701 80557	IC SM SAA6752HS/V101
3211	4822 051 30222	2k2 5% 0.062W	3633	4822 051 30561	560Ω 5% 0.062W	7404	9322 142 88668	IC SM LF25CDT R
3212	4822 051 30152	1k5 5% 0.062W	3635	4822 051 30101	100Ω 5% 0.062W	7500	9352 673 95518	IC SM SAA7118E/V1
3213	4822 051 30103	10k 5% 0.062W	3636	4822 051 30181	180Ω 5% 0.062W	7501	9352 500 60118	IC SM 74LVC32AD
3214	4822 051 30103	10k 5% 0.062W	3637	4822 051 30101	100Ω 5% 0.062W	7502	5322 209 71589	74HC74D
3215	4822 051 30103	10k 5% 0.062W	3638	4822 051 30222	2k2 5% 0.062W	7504	5322 130 60159	BC846B
3216	4822 051 30103	10k 5% 0.062W	3639	4822 051 30008	0Ω jumper	7600	5322 130 60159	BC846B
3217	4822 051 30101	100Ω 5% 0.062W	3902	4822 051 30472	4k7 5% 0.062W	7601	5322 130 60159	BC846B
3218	4822 051 30101	100Ω 5% 0.062W	3903	4822 051 30472	4k7 5% 0.062W	7602	5322 130 60159	BC846B
3219	4822 051 30103	10k 5% 0.062W	3906	4822 051 30479	47Ω 5% 0.062W	7603	5322 130 60159	BC846B
3220	4822 051 30103	10k 5% 0.062W	3908	4822 117 12139	22Ω 5% 0.062W	7604	5322 130 60159	BC846B
3221	4822 051 30103	10k 5% 0.062W	3910	4822 051 30101	100Ω 5% 0.062W	7605	5322 130 60159	BC846B
3222	4822 051 30103	10k 5% 0.062W	3911	4822 051 30103	10k 5% 0.062W	7606	5322 130 60159	BC846B
3224	4822 051 30103	10k 5% 0.062W	3913	4822 051 30682	6k8 5% 0.062W	7702	9352 501 00118	IC SM 74LVC86ADB
3225	4822 051 30103	10k 5% 0.062W	3914	4822 051 30479	47Ω 5% 0.062W	7902	9322 165 15685	IC SM NCP303LSN30
3226	4822 051 30103	10k 5% 0.062W	3915	4822 051 30479	47Ω 5% 0.062W	7904	4822 209 16399	74LVC04AD
3227	4822 117 12139	22Ω 5% 0.062W	3916	4822 117 13632	100k 1% 0603 0.62W	7905	5322 209 71568	PC74HCT14T
3228	4822 117 12139	22Ω 5% 0.062W	3917	4822 117 12139	22Ω 5% 0.062W	7906	4822 242 10838	27MHZ 120P FX0-31FT
3229	2322 704 61303	0603 RC22H 13k PM1 R	3918	4822 117 13632	100k 1% 0603 0.62W	<hr/>		
3230	2322 704 61303	0603 RC22H 13k PM1 R	3919	4822 051 30101	100Ω 5% 0.062W	<b>Digital Board 2.1 Chrysalis</b>		
3231	5322 117 13042	3k9 1% 0.063W 0603 RC22H	3920	4822 117 12139	22Ω 5% 0.062W	<hr/>		
3232	5322 117 13042	3k9 1% 0.063W 0603 RC22H	3921	4822 051 30103	10k 5% 0.062W	<b>Various</b>		
3234	3198 031 14720	RST NETW 1206 4X4k7 PM5	3922	4822 051 30682	6k8 5% 0.062W	1001	2422 543 01115	RES XTL SM 24M576 12P CX-11F R
3235	4822 117 12917	1Ω 5% 0.062W CASE0603	3923	4822 117 13632	100k 1% 0603 0.62W	1100	2422 025 17018	CON BM V 15P F 1.00 FFC 0.3 R
3236	4822 117 13576	NETW 4 X 33Ω 5% 1206	3924	4822 051 30152	1k5 5% 0.062W	1103	2422 025 17104	CON BM V 7P M 2.00 PH SMD R
3237	4822 117 13576	NETW 4 X 33Ω 5% 1206	3925	4822 051 30472	4k7 5% 0.062W	1104	2422 025 16729	CON BM V 10P F 1.00 FFC 0.3 R
3239	4822 051 30103	10k 5% 0.062W				1105	2422 025 17018	CON BM V 15P F 1.00 FFC 0.3 R
3241	4822 051 30103	10k 5% 0.062W				1201	2422 543 01115	RES XTL SM 24M576 12P CX-11F R
3242	4822 051 30103	10k 5% 0.062W				1203	2422 025 17955	CON V 6P M 1.00 SM SR R
3245	4822 051 30103	10k 5% 0.062W				1400	8203 107 92221	CON BM V 28P SMD 1.27
3400	4822 051 30101	100Ω 5% 0.062W				1500	2422 025 17441	CON BM V 12P M 2.00 PH SMD R
3401	4822 051 30101	100Ω 5% 0.062W	5100	4822 157 11717	BLM31P500SPT	1505▲	2422 086 11087	FUSE SM F 1A 125V UL R
3403	4822 051 30103	10k 5% 0.062W	5101	4822 157 11717	BLM31P500SPT	1506▲	2422 086 11087	FUSE SM F 1A 125V UL R
3404	4822 051 30008	0Ω jumper	5102	4822 157 11499	BLM11P600SPT	1507▲	2422 086 11087	FUSE SM F 1A 125V UL R
3405	4822 051 30332	3k3 5% 0.062W	5103	4822 157 11499	BLM11P600SPT	1704	2422 025 16794	CON BM V 7P F 1.00 FFC 0.3 R
3406	4822 051 30479	47Ω 5% 0.062W	5200	4822 157 11499	BLM11P600SPT	1900	2422 025 16389	CON 8M V 22P F 1.00 FFC 0.3 R
3407	4822 051 30181	180Ω 5% 0.062W	5201	4822 157 11499	BLM11P600SPT	1901	2422 025 16987	CON V 6P F 1.00 SM FFC 0.3 R
3408	4822 117 12139	22Ω 5% 0.062W	5202	4822 157 11499	BLM11P600SPT	1904	2422 025 16389	CON BM V 22P F 1.00 FFC 0.3 R
3409	4822 117 12139	22Ω 5% 0.062W	5203	4822 157 11499	BLM11P600SPT			
3410	4822 117 12139	22Ω 5% 0.062W	5204	4822 157 11499	BLM11P600SPT			
3500	4822 051 30101	100Ω 5% 0.062W	5205	4822 157 11499	BLM11P600SPT			
3501	4822 051 30101	100Ω 5% 0.062W	5206	4822 157 11499	BLM11P600SPT			
3502	4822 051 30222	2k2 5% 0.062W	5207	4822 157 11499	BLM11P600SPT			
3503	4822 051 30102	1k 5% 0.062W	5208	4822 157 11499	BLM11P600SPT			
3504	4822 051 30681	680Ω 5% 0.062W	5300	4822 157 11499	BLM11P600SPT			
3505	4822 117 12139	22Ω 5% 0.062W	5302	4822 157 11499	BLM11P600SPT			
3506	4822 051 30222	2k2 5% 0.062W	5403	4822 157 11499	BLM11P600SPT			
3507	4822 051 30472	4k7 5% 0.062W	5404	4822 157 11499	BLM11P600SPT			
3508	4822 051 30103	10k 5% 0.062W	5500	4822 157 11499	BLM11P600SPT			
3513	4822 051 30681	680Ω 5% 0.062W	5501	4822 157 11499	BLM11P600SPT			
3515	4822 117 12917	1Ω 5% 0.062W CASE0603	5502	4822 157 11499	BLM11P600SPT			
3600	2322 704 65609	0603 RC22H 56Ω PM1 R	5503	4822 157 11499	BLM11P600SPT			
3601	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	5504	4822 157 11499	BLM11P600SPT			
			5505	4822 157 11499	BLM11P600SPT			
3602	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	5506	4822 157 11499	BLM11P600SPT			
			5507	4822 157 11499	BLM11P600SPT			
3603	4822 051 30102	1k 5% 0.062W	5508	4822 157 11499	BLM11P600SPT			
3604	4822 051 30101	100Ω 5% 0.062W	5600	4822 157 70651	12μH (NL322522T-120J)	2014	4822 124 80151	47μF 16V
3605	4822 117 12917	1Ω 5% 0.062W CASE0603	5601	4822 157 70651	12μH (NL322522T-120J)	2015	2238 586 59812	0603 50V 100NP80M
3606	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	5602	4822 157 70651	12μH (NL322522T-120J)	2016	2238 586 59812	0603 50V 100NP80M
			5603	4822 157 70651	12μH (NL322522T-120J)	2017	2238 586 59812	0603 50V 100NP80M
3607	5322 117 13059	560Ω 1% 0.063W 0603 RC22H	5604	4822 157 70651	12μH (NL322522T-120J)	2018	2238 586 59812	0603 50V 100NP80M
			5605	4822 157 70651	12μH (NL322522T-120J)	2019	2238 586 59812	0603 50V 100NP80M
3608	4822 051 30102	1k 5% 0.062W	5606	4822 157 70649	4.7μH (NL322522T-4R7J)	2020	2238 586 59812	0603 50V 100NP80M
3610	4822 117 12917	1Ω 5% 0.062W CASE0603	5607	4822 157 70649	4.7μH (NL322522T-4R7J)	2021	2238 586 59812	0603 50V 100NP80M
			5900	4822 157 11717	BLM31P500SPT	2022	2020 021 91729	EL SM RKV 35V 4U7 PM20
			5901	4822 157 11717	BLM31P500SPT	2026	2238 586 59812	0603 50V 100NP80M

2027	2238 586 59812	0603 50V 100NP80M	2419	2238 586 59812	0603 50V 100NP80M	3005	4822 051 30101	100Ω 5% 0.062W
2028	2238 586 59812	0603 50V 100NP80M	2420	4822 124 23002	10μF 16V	3006	4822 051 30222	2k2 5% 0.062W
2029	2238 586 59812	0603 50V 100NP80M	2421	2238 586 59812	0603 50V 100NP80M	3008	4822 051 30101	100Ω 5% 0.062W
2030	2238 586 59812	0603 50V 100NP80M	2422	2238 586 59812	0603 50V 100NP80M	3009	4822 051 30102	1k 5% 0.062W
2031	2238 586 59812	0603 50V 100NP80M	2423	2238 586 59812	0603 50V 100NP80M	3010	4822 117 12139	22Ω 5% 0.062W
2032	2238 586 59812	0603 50V 100NP80M	2424	2238 586 59812	0603 50V 100NP80M	3011	4822 051 30103	10k 5% 0.062W
2033	2020 021 91729	EL SM RKV 35V 4U7 PM20	2425	2238 586 59812	0603 50V 100NP80M	3012	4822 051 30472	4k7 5% 0.062W
2035	2238 586 59812	0603 50V 100NP80M	2426	2238 586 59812	0603 50V 100NP80M	3013	4822 117 12917	1Ω 5% 0.062W CASE0603
2036	4822 126 14506	270pF 5% 50V 0603	2427	2238 586 59812	0603 50V 100NP80M	3015	4822 051 30103	10k 5% 0.062W
2037	2238 586 59812	0603 50V 100NP80M	2428	2238 586 59812	0603 50V 100NP80M	3016	4822 051 30103	10k 5% 0.062W
2038	2238 586 59812	0603 50V 100NP80M	2429	2238 586 59812	0603 50V 100NP80M	3017	4822 051 30103	10k 5% 0.062W
2039	2238 586 59812	0603 50V 100NP80M	2432	2238 586 59812	0603 50V 100NP80M	3018	4822 051 30103	10k 5% 0.062W
2040	2238 586 59812	0603 50V 100NP80M	2433	2238 586 59812	0603 50V 100NP80M	3019	4822 051 30472	4k7 5% 0.062W
2041	2238 586 59812	0603 50V 100NP80M	2512	2020 001 90085	EL SM NA 6V3 82μF PM20 R	3021	4822 051 30103	10k 5% 0.062W
2042	2238 586 59812	0603 50V 100NP80M	2514	2238 586 59812	0603 50V 100NP80M	3023	4822 051 30101	100Ω 5% 0.062W
2043	2238 586 59812	0603 50V 100NP80M	2515	3198 017 44740	0603 10V 470nF COL	3024	4822 051 30101	100Ω 5% 0.062W
2044	2020 021 91729	EL SM RKV 35V 4U7 PM20	2516	2020 001 90085	EL SM NA 6V3 82μF PM20 R	3025	4822 051 30101	100Ω 5% 0.062W
2046	4822 122 33761	22pF 5% 50V	2518	2020 552 94427	0603 50V 100P 5%	3026	4822 051 30101	100Ω 5% 0.062W
2048	4822 122 33753	150pF 5% 50V	2519	2238 586 59812	0603 50V 100NP80M	3082	4822 117 13632	100k 1% 0603 0.62W
2049	2020 021 91729	EL SM RKV 35V 4U7 PM20	2521	2238 586 59812	0603 50V 100NP80M	3085	4822 117 13632	100k 1% 0603 0.62W
2050	2238 586 59812	0603 50V 100NP80M	2524	2238 586 59812	0603 50V 100NP80M	3086	4822 117 13632	100k 1% 0603 0.62W
2052	2238 586 59812	0603 50V 100NP80M	2525	2238 586 59812	0603 50V 100NP80M	3087	4822 051 30479	47Ω 5% 0.062W
2053	2238 586 59812	0603 50V 100NP80M	2526	2238 586 59812	0603 50V 100NP80M	3088	4822 117 13632	100k 1% 0603 0.62W
2054	2238 586 59812	0603 50V 100NP80M	2527	5322 126 11583	10nF 10% 50V 0603	3090	4822 051 30472	4k7 5% 0.062W
2056	2238 586 59812	0603 50V 100NP80M	2701	2238 586 59812	0603 50V 100NP80M	3092	4822 117 13632	100k 1% 0603 0.62W
2058	2238 586 59812	0603 50V 100NP80M	2712	2238 586 59812	0603 50V 100NP80M	3093	4822 051 30682	6k8 5% 0.062W
2059	4822 126 14507	18pF 5% 50V 0603	2726	2238 586 59812	0603 50V 100NP80M	3094	4822 051 30472	4k7 5% 0.062W
2060	4822 126 14507	18pF 5% 50V 0603	2727	2238 586 59812	0603 50V 100NP80M	3095	4822 051 30472	4k7 5% 0.062W
2061	2238 586 59812	0603 50V 100NP80M	2728	2020 021 91729	EL SM RKV 35V 4U7 PM20	3096	4822 051 30472	4k7 5% 0.062W
2063	2238 586 59812	0603 50V 100NP80M	2729	2020 021 91729	EL SM RKV 35V 4U7 PM20	3098	4822 117 13632	100k 1% 0603 0.62W
2064	2238 586 59812	0603 50V 100NP80M	2806	2238 586 59812	0603 50V 100NP80M	3102	4822 117 12917	1Ω 5% 0.062W CASE0603
2065	2238 586 59812	0603 50V 100NP80M	2807	2238 586 59812	0603 50V 100NP80M	3104	4822 051 30479	47Ω 5% 0.062W
2066	3198 016 31020	0603 25V 1nF	2808	2238 586 59812	0603 50V 100NP80M	3105	4822 117 12917	1Ω 5% 0.062W CASE0603
2067	2238 586 59812	0603 50V 100NP80M	2809	2238 586 59812	0603 50V 100NP80M	3107	4822 117 12917	1Ω 5% 0.062W CASE0603
2071	2238 586 59812	0603 50V 100NP80M	2810	2238 586 59812	0603 50V 100NP80M	3109	4822 117 12917	1Ω 5% 0.062W CASE0603
2101	2238 916 15641	0603 25V 22nF PM10 R	2811	2238 586 59812	0603 50V 100NP80M	3111	4822 117 12917	1Ω 5% 0.062W CASE0603
2103	2238 586 59812	0603 50V 100NP80M	2812	2238 586 59812	0603 50V 100NP80M	3113	4822 051 30103	10k 5% 0.062W
2108	4822 126 14585	100nF 10% 50V	2820	2238 586 59812	0603 50V 100NP80M	3114	4822 051 30472	4k7 5% 0.062W
2112	4822 126 14247	0603 50V 1N5 COL R	2821	2238 586 59812	0603 50V 100NP80M	3115	4822 117 12917	1Ω 5% 0.062W CASE0603
2113	4822 126 13881	470pF 5% 50V	2822	2238 586 59812	0603 50V 100NP80M	3117	4822 051 30472	4k7 5% 0.062W
2119	4822 126 14247	0603 50V 1N5 COL R	2823	2238 586 59812	0603 50V 100NP80M	3119	4822 051 30103	10k 5% 0.062W
2120	2238 586 59812	0603 50V 100NP80M	2824	2238 586 59812	0603 50V 100NP80M	3121	4822 051 30472	4k7 5% 0.062W
2125	2238 586 59812	0603 50V 100NP80M	2825	2238 586 59812	0603 50V 100NP80M	3123	4822 051 30472	4k7 5% 0.062W
2200	3198 017 41050	0603 10V 1μF COL R	2826	2238 586 59812	0603 50V 100NP80M	3125	4822 051 30472	4k7 5% 0.062W
2201	4822 126 14506	270pF 5% 50V 0603	2830	2238 586 59812	0603 50V 100NP80M	3127	4822 051 30472	4k7 5% 0.062W
2202	4822 126 11663	12pF	2832	2238 586 59812	0603 50V 100NP80M	3131	4822 051 30479	47Ω 5% 0.062W
2203	4822 126 11663	12pF	2833	2238 586 59812	0603 50V 100NP80M	3132	4822 051 30101	100Ω 5% 0.062W
2206	2238 586 59812	0603 50V 100NP80M	2900	2238 586 59812	0603 50V 100NP80M	3136	4822 051 30479	47Ω 5% 0.062W
2207	2238 586 59812	0603 50V 100NP80M	2901	2238 586 59812	0603 50V 100NP80M	3139	4822 051 30479	47Ω 5% 0.062W
2209	2238 586 59812	0603 50V 100NP80M	2902	2238 586 59812	0603 50V 100NP80M	3140	4822 051 30479	47Ω 5% 0.062W
2210	2238 586 59812	0603 50V 100NP80M	2903	2238 586 59812	0603 50V 100NP80M	3141	4822 051 30479	47Ω 5% 0.062W
2212	4822 124 12095	100μF 20% 16V	2904	2238 586 59812	0603 50V 100NP80M	3142	4822 051 30101	100Ω 5% 0.062W
2214	2238 586 59812	0603 50V 100NP80M	2905	2238 586 59812	0603 50V 100NP80M	3143	4822 117 13501	82Ω 5% 0.62W 0603
2215	2238 586 59812	0603 50V 100NP80M	2906	2238 586 59812	0603 50V 100NP80M	3145	4822 051 30562	5k6 5% 0.063W 0603 RC21
2217	2238 586 59812	0603 50V 100NP80M	2907	2238 586 59812	0603 50V 100NP80M	3152	4822 051 30479	47Ω 5% 0.062W
2218	2238 586 59812	0603 50V 100NP80M	2908	2238 586 59812	0603 50V 100NP80M	3157	4822 051 30479	47Ω 5% 0.062W
2219	2238 586 59812	0603 50V 100NP80M	2909	2238 586 59812	0603 50V 100NP80M	3162	4822 051 30472	4k7 5% 0.062W
2220	2238 586 59812	0603 50V 100NP80M	2910	4822 122 33761	22pF 5% 50V	3173	4822 051 30472	4k7 5% 0.062W
2221	2238 586 59812	0603 50V 100NP80M	2911	2238 916 15641	0603 25V 22nF PM10 R	3184	4822 051 30472	4k7 5% 0.062W
2222	2238 586 59812	0603 50V 100NP80M	2912	2238 586 59812	0603 50V 100NP80M	3185	4822 051 30101	100Ω 5% 0.062W
2223	2238 586 59812	0603 50V 100NP80M	2913	2238 586 59812	0603 50V 100NP80M	3186	4822 051 30103	10k 5% 0.062W
2224	2238 586 59812	0603 50V 100NP80M	2914	4822 126 14506	270pF 5% 50V 0603	3187	4822 051 30472	4k7 5% 0.062W
2225	2238 586 59812	0603 50V 100NP80M	2915	4822 126 14506	270pF 5% 50V 0603	3189	4822 051 30103	10k 5% 0.062W
2226	2238 586 59812	0603 50V 100NP80M	2916	4822 126 14506	270pF 5% 50V 0603	3191	4822 117 13632	100k 1% 0603 0.62W
2227	2238 586 59812	0603 50V 100NP80M	2917	4822 126 14506	270pF 5% 50V 0603	3192	4822 051 30682	6k8 5% 0.062W
2228	2238 586 59812	0603 50V 100NP80M	2918	4822 122 33761	22pF 5% 50V	3195	4822 117 13632	100k 1% 0603 0.62W
2229	2238 586 59812	0603 50V 100NP80M	2919	4822 122 33761	22pF 5% 50V	3197	4822 051 30101	100Ω 5% 0.062W
2230	2238 586 59812	0603 50V 100NP80M	2920	2238 586 59812	0603 50V 100NP80M	3199	4822 051 30103	10k 5% 0.062W
2231	2238 586 59812	0603 50V 100NP80M	2921	4822 122 33761	22pF 5% 50V	3200	4822 051 30103	10k 5% 0.062W
2232	2238 586 59812	0603 50V 100NP80M	2922	4822 122 33761	22pF 5% 50V	3202	4822 051 30101	100Ω 5% 0.062W
2233	2238 586 59812	0603 50V 100NP80M	2923	2238 586 59812	0603 50V 100NP80M	3204	4822 051 30103	10k 5% 0.062W
2234	2238 586 59812	0603 50V 100NP80M	2924	2238 586 59812	0603 50V 100NP80M	3205	2322 704 66342	0603 RC22H 6k34 PM1 R
2235	3198 016 31020	0603 25V 1nF	2925	2238 586 59812	0603 50V 100NP80M	3210	4822 051 30339	33Ω 5% 0.062W
2236	2020 021 91729	EL SM RKV 35V 4U7 PM20	2926	4822 126 14506	270pF 5% 50V 0603	3211	4822 051 30339	33Ω 5% 0.062W
2237	2238 586 59812	0603 50V 100NP80M	2927	4822 126 14506	270pF 5% 50V 0603	3212	2322 734 65609	0805 RC12H 56Ω PM1 R
2238	2238 586 59812	0603 50V 100NP80M	2928	4822 126 14506	270pF 5% 50V 0603	3213	2322 734 65609	0805 RC12H 56Ω PM1 R
2308	2238 586 59812	0603 50V 100NP80M	2929	4822 126 14506	270pF 5% 50V 0603	3214	4822 051 30339	33Ω 5% 0.062W
2310	2238 586 59812	0603 50V 100NP80M	2930	2238 586 59812	0603 50V 100NP80M	3215	4822 051 30339	33Ω 5% 0.062W
2403	2238 586 59812	0603 50V 100NP80M	2931	2020 021 91729	EL SM RKV 35V 4U7 PM20	3216	4822 051 30109	10Ω 5% 0.062W
2404	4822 124 23002	10μF 16V	2933	2238 586 59812	0603 50V 100NP80M	3217	4822 051 30339	33Ω 5% 0.062W
2405	2238 586 59812	0603 50V 100NP80M	2934	2238 586 59812	0603 50V 100NP80M	3218	4822 051 30339	33Ω 5% 0.062W
2406	2238 586 59812	0603 50V 100NP80M	2935	4822 126 14506	270pF 5% 50V 0603	3219	4822 051 30103	10k

3232	2322 734 65609	0805 RC12H 56Ω PM1 R	3425	4822 051 30103	10k 5% 0.062W	3814	4822 051 30103	10k 5% 0.062W
3233	2322 734 65609	0805 RC12H 56Ω PM1 R	3426	4822 051 30103	10k 5% 0.062W	3815	4822 051 30103	10k 5% 0.062W
3234	4822 051 30109	10Ω 5% 0.062W	3427	4822 051 30103	10k 5% 0.062W	3817	4822 051 30472	4k7 5% 0.062W
3235	4822 051 30103	10k 5% 0.062W	3428	4822 051 30103	10k 5% 0.062W	3820	4822 051 30472	4k7 5% 0.062W
3236	4822 051 30109	10Ω 5% 0.062W	3429	4822 051 30339	33Ω 5% 0.062W	3821	4822 051 30472	4k7 5% 0.062W
3237	4822 051 30339	33Ω 5% 0.062W	3430	4822 051 30339	33Ω 5% 0.062W	3822	4822 051 30472	4k7 5% 0.062W
3238	4822 051 30109	10Ω 5% 0.062W	3431	4822 051 30339	33Ω 5% 0.062W	3823	4822 051 30472	4k7 5% 0.062W
3239	4822 051 30339	33Ω 5% 0.062W	3432	4822 051 30339	33Ω 5% 0.062W	3825	4822 051 30472	4k7 5% 0.062W
3240	2322 704 65102	0603 RC22H 5k1 PM1	3433	5322 117 13036	1k2 1% 0.063W 0603 RC22H	3826	4822 051 30472	4k7 5% 0.062W
3241	4822 051 30339	33Ω 5% 0.062W	3434	4822 117 12971	15Ω 5% 0603 MCR03 0.62W	3827	4822 051 30472	4k7 5% 0.062W
3242	4822 051 30109	10Ω 5% 0.062W	3435	4822 117 12971	15Ω 5% 0603 MCR03 0.62W	3832	4822 051 30472	4k7 5% 0.062W
3243	4822 051 30339	33Ω 5% 0.062W	3436	4822 051 30339	33Ω 5% 0.062W	3836	4822 051 30101	100Ω 5% 0.062W
3244	4822 051 30339	33Ω 5% 0.062W	3437	4822 051 30339	33Ω 5% 0.062W	3837	4822 051 30103	10k 5% 0.062W
3245	4822 051 30109	10Ω 5% 0.062W	3438	4822 051 30339	33Ω 5% 0.062W	3838	4822 051 30103	10k 5% 0.062W
3246	4822 051 30339	33Ω 5% 0.062W	3439	4822 051 30339	33Ω 5% 0.062W	3839	4822 051 30103	10k 5% 0.062W
3247	4822 051 30339	33Ω 5% 0.062W	3440	4822 051 30339	33Ω 5% 0.062W	3840	4822 051 30103	10k 5% 0.062W
3248	4822 051 30109	10Ω 5% 0.062W	3442	4822 117 12139	22Ω 5% 0.062W	3849	4822 051 30103	10k 5% 0.062W
3249	4822 051 30339	33Ω 5% 0.062W	3443	4822 117 12139	22Ω 5% 0.062W	3850	4822 051 30103	10k 5% 0.062W
3250	4822 051 30472	4k7 5% 0.062W	3444	4822 117 12139	22Ω 5% 0.062W	3851	4822 051 30103	10k 5% 0.062W
3251	4822 051 30339	33Ω 5% 0.062W	3445	4822 117 12139	22Ω 5% 0.062W	3852	4822 051 30103	10k 5% 0.062W
3252	4822 051 30339	33Ω 5% 0.062W	3446	4822 117 12139	22Ω 5% 0.062W	3854	4822 051 30222	2k2 5% 0.062W
3253	4822 117 12917	1Ω 5% 0.062W CASE0603	3447	4822 117 12139	22Ω 5% 0.062W	3855	4822 051 30223	22k 5% 0.062W
3254	4822 051 30339	33Ω 5% 0.062W	3448	4822 117 12139	22Ω 5% 0.062W	3901	5322 117 13061	180Ω 1% 0.063W 0603 RC22H
3255	4822 051 30472	4k7 5% 0.062W	3449	4822 117 12139	22Ω 5% 0.062W	3902	5322 117 13059	560Ω 1% 0.063W 0603 RC22H
3256	4822 051 30472	4k7 5% 0.062W	3450	4822 117 12139	22Ω 5% 0.062W	3905	5322 117 13061	180Ω 1% 0.063W 0603 RC22H
3257	4822 051 30223	22k 5% 0.062W	3451	4822 117 12139	22Ω 5% 0.062W	3906	5322 117 13059	560Ω 1% 0.063W 0603 RC22H
3258	4822 051 30223	22k 5% 0.062W	3452	4822 117 12139	22Ω 5% 0.062W	3907	4822 051 30101	100Ω 5% 0.062W
3259	4822 051 30472	4k7 5% 0.062W	3453	4822 117 12139	22Ω 5% 0.062W	3908	4822 051 30181	180Ω 5% 0.062W
3260	4822 051 30101	100Ω 5% 0.062W	3454	4822 117 12139	22Ω 5% 0.062W	3909	4822 051 30689	68Ω 5% 0.063W 0603 RC21
3261	4822 117 12917	1Ω 5% 0.062W CASE0603	3455	4822 117 12139	22Ω 5% 0.062W	3910	4822 051 30689	68Ω 5% 0.063W 0603 RC21
3262	4822 051 30472	4k7 5% 0.062W	3456	4822 117 12139	22Ω 5% 0.062W	3911	4822 051 30561	560Ω 5% 0.062W
3263	4822 051 30472	4k7 5% 0.062W	3457	4822 117 12139	22Ω 5% 0.062W	3912	4822 051 30222	2k2 5% 0.062W
3264	4822 051 30472	4k7 5% 0.062W	3458	4822 117 12139	22Ω 5% 0.062W	3913	4822 117 12139	22Ω 5% 0.062W
3265	4822 051 30472	4k7 5% 0.062W	3459	4822 117 12139	22Ω 5% 0.062W	3914	4822 051 30689	68Ω 5% 0.063W 0603 RC21
3266	4822 051 30472	4k7 5% 0.062W	3460	4822 117 12139	22Ω 5% 0.062W	3915	4822 051 30472	4k7 5% 0.062W
3267	4822 051 30472	4k7 5% 0.062W	3461	4822 117 12139	22Ω 5% 0.062W	3916	4822 051 30479	47Ω 5% 0.062W
3268	4822 051 30472	4k7 5% 0.062W	3462	4822 117 12139	22Ω 5% 0.062W	3917	4822 051 30479	47Ω 5% 0.062W
3269	4822 051 30472	4k7 5% 0.062W	3463	4822 117 12139	22Ω 5% 0.062W	3918	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3270	4822 051 30101	100Ω 5% 0.062W	3464	4822 117 12139	22Ω 5% 0.062W	3919	4822 051 30102	1k 5% 0.062W
3271	4822 051 30101	100Ω 5% 0.062W	3465	4822 117 12139	22Ω 5% 0.062W	3920	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3272	4822 051 30101	100Ω 5% 0.062W	3466	4822 117 12139	22Ω 5% 0.062W	3921	4822 051 30102	1k 5% 0.062W
3273	4822 051 30339	33Ω 5% 0.062W	3467	4822 117 12139	22Ω 5% 0.062W	3922	4822 051 30689	68Ω 5% 0.063W 0603 RC21
3274	4822 051 30101	100Ω 5% 0.062W	3468	4822 117 12139	22Ω 5% 0.062W	3923	4822 051 30223	22k 5% 0.062W
3276	4822 051 30102	1k 5% 0.062W	3469	4822 117 12139	22Ω 5% 0.062W	3924	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3277	4822 051 30101	100Ω 5% 0.062W	3470	4822 117 12139	22Ω 5% 0.062W	3925	4822 051 30103	10k 5% 0.062W
3278	4822 051 30101	100Ω 5% 0.062W	3471	4822 117 12139	22Ω 5% 0.062W	3926	4822 051 30102	1k 5% 0.062W
3279	4822 051 30101	100Ω 5% 0.062W	3472	4822 117 12139	22Ω 5% 0.062W	3927	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3280	4822 051 30103	10k 5% 0.062W	3473	4822 117 12139	22Ω 5% 0.062W	3928	4822 051 30102	1k 5% 0.062W
3281	4822 051 30103	10k 5% 0.062W	3474	4822 117 12139	22Ω 5% 0.062W	3929	2322 704 65609	0603 RC22H 56Ω PM1 R
3282	4822 051 30103	10k 5% 0.062W	3475	4822 117 12139	22Ω 5% 0.062W	3930	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3285	4822 051 30109	10Ω 5% 0.062W	3476	4822 117 12139	22Ω 5% 0.062W	3931	4822 051 30102	1k 5% 0.062W
3287	4822 051 30472	4k7 5% 0.062W	3477	4822 117 12139	22Ω 5% 0.062W	3932	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3289	4822 051 30472	4k7 5% 0.062W	3478	4822 117 12139	22Ω 5% 0.062W	3933	4822 051 30102	1k 5% 0.062W
3290	4822 051 30472	4k7 5% 0.062W	3479	4822 117 12139	22Ω 5% 0.062W	3934	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3292	4822 051 30472	4k7 5% 0.062W	3480	4822 117 12139	22Ω 5% 0.062W	3935	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3294	4822 051 30101	100Ω 5% 0.062W	3481	4822 117 12139	22Ω 5% 0.062W	3936	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3295	4822 051 30101	100Ω 5% 0.062W	3482	4822 117 12139	22Ω 5% 0.062W	3937	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3296	4822 051 30101	100Ω 5% 0.062W	3483	4822 117 12139	22Ω 5% 0.062W	3938	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3297	4822 051 30101	100Ω 5% 0.062W	3484	4822 117 12139	22Ω 5% 0.062W	3939	5322 117 13055	75Ω 1% 0.063W 0603 RC22H
3298	4822 051 30101	100Ω 5% 0.062W	3485	4822 117 12139	22Ω 5% 0.062W	3941	2322 704 87501	603 RC22H 750Ω PM1
3299	4822 051 30101	100Ω 5% 0.062W	3486	4822 117 12139	22Ω 5% 0.062W	3942	5322 117 13034	1k5 1% 0.063W 0603 RC22H
3307	4822 051 30103	10k 5% 0.062W	3487	4822 117 12139	22Ω 5% 0.062W	3943	5322 117 13053	6k8 1% 0.063W 0603 RC22H
3311	4822 051 30103	10k 5% 0.062W	3488	4822 117 12139	22Ω 5% 0.062W	3944	5322 117 13031	5k6 1% 0.063W 0603 RC22H
3315	4822 051 30101	100Ω 5% 0.062W	3489	4822 117 12139	22Ω 5% 0.062W	3945	5322 117 13026	4k7 1% 0.063W 0603 RC22H
3316	4822 051 30101	100Ω 5% 0.062W	3490	4822 117 12139	22Ω 5% 0.062W	3946	5322 117 13018	1k0 1% 0.063W 0603 RC22H
3317	4822 051 30101	100Ω 5% 0.062W	3491	4822 117 12139	22Ω 5% 0.062W	3947	5322 117 13026	4k7 1% 0.063W 0603 RC22H
3318	4822 051 30101	100Ω 5% 0.062W	3492	4822 117 12139	22Ω 5% 0.062W	3948	2322 704 87501	603 RC22H 750Ω PM1
3319	4822 051 30101	100Ω 5% 0.062W	3493	4822 117 12139	22Ω 5% 0.062W	3949	5322 117 13034	1k5 1% 0.063W 0603 RC22H
3320	4822 051 30103	10k 5% 0.062W	3494	4822 117 12139	22Ω 5% 0.062W	3950	5322 117 13034	1k5 1% 0.063W 0603 RC22H
3400	4822 051 30472	4k7 5% 0.062W	3495	4822 117 12139	22Ω 5% 0.062W	3951	5322 117 13034	1k5 1% 0.063W 0603 RC22H
3401	4822 051 30472	4k7 5% 0.062W	3496	4822 051 30339	33Ω 5% 0.062W	3952	5322 117 13036	1k2 1% 0.063W 0603 RC22H
3402	4822 051 30472	4k7 5% 0.062W	3497	4822 117 13632	100k 1% 0603 0.62W	3953	5322 117 13026	4k7 1% 0.063W 0603 RC22H
3403	4822 051 30472	4k7 5% 0.062W	3498	4822 051 30103	10k 5% 0.062W	3954	5322 117 13018	1k0 1% 0.063W 0603 RC22H
3404	4822 051 30472	4k7 5% 0.062W	3499	4822 051 30103	10k 5% 0.062W	3955	4822 117 12917	1Ω 5% 0.062W CASE0603
3405	4822 051 30332	3k3 5% 0.062W	3503	5322 117 13034	1k5 1% 0.063W 0603 RC22H			
3406	4822 051 30332	3k3 5% 0.062W	3504	2322 704 61302	1k3 1% 0.063W RC22H 0603			
3407	4822 051 30332	3k3 5% 0.062W	3703	4822 051 30759	75Ω 5% 0.062W			
3408	4822 051 30332	3k3 5% 0.062W	3706	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3409	4822 051 30472	4k7 5% 0.062W	3707	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3410	4822 051 30472	4k7 5% 0.062W	3710	4822 051 30759	75Ω 5% 0.062W			
3411	4822 051 30472	4k7 5% 0.062W	3714	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3412	4822 051 30472	4k7 5% 0.062W	3716	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3413	4822 051 30472	4k7 5% 0.062W	3718	4822 051 30759	75Ω 5% 0.062W			
3414	4822 051 30472	4k7 5% 0.062W	3723	5322 117 13018	1k0 1% 0.063W 0603 RC22H			
3415	4822 051 30472	4k7 5% 0.062W	3724	5322 117 13018	1k0 1% 0.063W 0603 RC22H			

5001	4822 157 11499	BLM11P600SPT	7808	9322 182 03668	MT48LC8M16A2TG-75	C33	0.1uF, +80-	
5005	4822 157 11499	BLM11P600SPT	7809	9322 130 41668	IC SM M24C64-WMN6 R	C34	20%, 0603, Y5V, 25V	
5008	4822 157 11499	BLM11P600SPT	7810	9965 000 18099	M24C64-WMNG/CHR BOOT1.0	C35	0.1uF, +80-	
5009	4822 157 11499	BLM11P600SPT	7900	9352 684 56115	74LVC1G04GW	C36	20%, 0603, Y5V, 25V	
5010	4822 157 11499	BLM11P600SPT	7901	9352 684 56115	74LVC1G04GW	C39	0.1uF, +80-	
5100	4822 157 11499	BLM11P600SPT	7902	4822 130 61553	DTC124EU	C40	100pF, +5%, 0603, NPO, 50V	
5103	4822 157 11499	BLM11P600SPT	7903	9352 456 80115	74HCT1G125GW	C41	0.1uF, +80-	
5104	4822 157 11499	BLM11P600SPT	7904	5322 130 60159	BC846B	C42	20%, 0603, Y5V, 25V	
5200	4822 157 11499	BLM11P600SPT	7905	4822 130 61553	DTC124EU	C43	0.1uF, +80-	
5202	4822 157 11499	BLM11P600SPT	7906	5322 130 60159	BC846B	C44	20%, 0603, Y5V, 25V	
5203	4822 157 11499	BLM11P600SPT	7907	5322 130 60159	BC846B	C45	0.1uF, +80-	
5204	4822 157 11499	BLM11P600SPT	7908	5322 130 60159	BC846B	C46	20%, 0603, Y5V, 25V	
5302	4822 157 11499	BLM11P600SPT	7909	5322 130 60159	BC846B	C47	0.1uF, +80-	
5400	4822 157 11499	BLM11P600SPT	7910	9322 169 89668	IC SM AD8062AR (ANA0) R	C48	20%, 0603, Y5V, 25V	
5401	4822 157 11717	BLM31P500SPT	7911	5322 130 60159	BC846B	C49	0.1uF, +80-	
5402	4822 157 11717	BLM31P500SPT	7912	5322 130 60159	BC846B	C50	20%, 0603, Y5V, 25V	
5403	4822 157 11499	BLM11P600SPT	<b>EPG Board</b>				C51	0.1uF, +80-
5404	4822 157 11499	BLM11P600SPT	<b>Various</b>				C53	20%, 0603, Y5V, 25V
5405	4822 157 11717	BLM31P500SPT	Y4	9965 000 20142	20.25 MHZ, +30PPM, 20PF, FUNDAM.	C54	0.1uF, +80-	
5406	4822 157 11717	BLM31P500SPT	Y5	9965 000 20143	17.734475 MHZ, 5V, + 50PPM, CMOS	C55	20%, 0603, Y5V, 25V	
5501	4822 157 11717	BLM31P500SPT	Y6	9965 000 20144	36 MHZ, 3V, + 50PPM, CMOS/TTL-SMD	C56	0.1uF, +80-	
5502	4822 157 11499	BLM11P600SPT	<b>+</b>				C57	20%, 0603, Y5V, 25V
5503	2422 535 94995	10145 10U PM20 R	C1		0.01uF, +	C58	20%, 0603, Y5V, 25V	
5711	4822 157 70649	4.7uH (NL322522T-4R7J)	C2		20%, 0603, Y5V, 50V	C59	20%, 0603, Y5V, 25V	
5712	4822 157 70649	4.7uH (NL322522T-4R7J)	C3		0.1uF, +80-	C60	100pF, +5%, 0603, NPO, 50V	
5802	4822 157 11499	BLM11P600SPT	C4		20%, 0603, Y5V, 25V	C61	100pF, +5%, 0603, NPO, 50V	
5803	4822 157 11499	BLM11P600SPT	C5		0.1uF, +80-	C62	0.22uF, +80-	
5804	4822 157 11499	BLM11P600SPT	C6		20%, 0603, Y5V, 25V	C63	20%, 0603, Y5V, 16V	
5808	4822 157 11499	BLM11P600SPT	C7		0.1uF, +80-	C64	0.1uF, +80-	
5809	4822 157 11499	BLM11P600SPT	C8		20%, 0603, Y5V, 25V	C66	100pF, +5%, 0603, NPO, 50V	
5901	4822 157 11499	BLM11P600SPT	C9		1000pF, +	C67	0.1uF, +80-	
5902	4822 157 70649	4.7uH (NL322522T-4R7J)	C10		10%, 0603, X7R, 50V	C68	20%, 0603, Y5V, 25V	
5903	4822 157 70649	4.7uH (NL322522T-4R7J)	C11		0.22uF, +80-	C69	0.1uF, +80-	
5904	3198 018 90050	FXDIND 0603 100mH z 1K COL R	C12		20%, 0603, Y5V, 16V	C70	20%, 0603, Y5V, 25V	
5905	2422 549 45634	IND FXD 0603 EMI 100mH z 60R R	C13		100pF, +5%, 0603, NPO, 50V	C71	0.1uF, +80-	
5906	2422 549 45634	IND FXD 0603 EMI 100mH z 60R R	C14		100pF, +5%, 0603, NPO, 50V	C72	0.1uF, +80-	
5907	2422 536 00598	1210 1U5 PM20 R	C15		100pF, +5%, 0603, NPO, 50V	C75	0.1uF, +80-	
5908	2422 536 00598	1210 1U5 PM20 R	C16		0.1uF, +80-	C76	0.22uF, +80-	
5909	2422 549 45634	IND FXD 0603 EMI 100mH z 60R R	C17		20%, 0603, Y5V, 25V	C77	20%, 0603, Y5V, 16V	
5910	2422 536 00598	1210 1U5 PM20 R	C18		0.1uF, +80-	C79	100pF, +5%, 0603, NPO, 50V	
5911	2422 536 00598	1210 1U5 PM20 R	C19		0.1uF, +80-	C80	0.01uF, +	
5912	2422 536 00598	1210 1U5 PM20 R	C20		20%, 0603, Y5V, 25V	C81	0.01uF, +	
5913	2422 536 00598	1210 1U5 PM20 R	C21		0.1uF, +80-	C82	20%, 0603, Y5V, 50V	
5914	2422 549 45634	IND FXD 0603 EMI 100mH z 60R R	C22		20%, 0603, Y5V, 25V	C84	0.01uF, +	
5915	2422 549 45634	IND FXD 0603 EMI 100mH z 60R R	C23		0.1uF, +80-	C89	20%, 0603, Y5V, 50V	
5916	4822 157 11499	BLM11P600SPT	C24		0.1uF, +80-	C91	0.01uF, +	
<b>+</b>			C25		20%, 0603, Y5V, 25V	C92	20%, 0603, Y5V, 50V	
6000	4822 130 11528	1PS76SB10	C26		0.1uF, +80-	C93	100pF, +5%, 0603, NPO, 50V	
6100	4822 130 11528	1PS76SB10	C27		20%, 0603, Y5V, 25V	C94	0.01uF, +	
6101	4822 130 11528	1PS76SB10	C28		0.1uF, +80-	C95	20%, 0603, Y5V, 50V	
<b>+</b>			C29		20%, 0603, Y5V, 25V	C96	100pF, +5%, 0603, NPO, 50V	
<b>+</b>			C30		0.1uF, +80-	C97	0.01uF, +	
<b>+</b>			C31		20%, 0603, Y5V, 25V	C98	0.01uF, +	
<b>+</b>			C32		0.1uF, +80-	C99	0.01uF, +	
7001	9322 116 74668	LD1117D33	C33		20%, 0603, Y5V, 25V	C100	0.01uF, +	
7002	9352 683 81115	IC SM 74LVC1G32GW	C34		0.1uF, +80-	C101	27pF, +5%, 0603, 50V	
7003	5322 130 60159	BC846B	C35		20%, 0603, Y5V, 25V	C102	27pF, +5%, 0603, 50V	
7004	9352 673 95518	IC SM SAA7118EV1						
7100	4822 130 61553	DTC124EU						
7101	4822 130 61553	DTC124EU						
7103	9352 683 81115	IC SM 74LVC1G32GW						
7104	9352 500 20118	IC SM 74LVC08AD						
7105	4822 130 61553	DTC124EU						
7106	9322 191 99685	IC SM NCP303LSN29 (ONSE) R						
7107	9352 500 20118	IC SM 74LVC08AD						
7108	4822 130 61553	DTC124EU						
7111	5322 209 71568	PC74HCT14T						
7200	9352 683 02157	IC SM PDI394P25BD						
7201	9352 682 52557	IC SM PDI394L40 (PHSE)						
7300	9352 317 00118	74LVC125AD						
7400	9352 725 55557	IC SM PN7100EH/C1						
7401	9352 115 40118	IC SM 74LVC245APW						
7402	2722 171 08819	OSC XTL SM 4MHZ 15P FXO34FL R						
7500	9322 188 69668	FET POW SM STS5DNF20V						
7501	9322 188 68668	IC SM NCP1570D (ONSE) R						
7701	9322 167 49685	IC SM AD8061ART (ANA0)						
7702	9322 169 89668	IC SM AD8062AR (ANA0) R						
7801	9965 000 18077	AM29DL324GB-70EI/ DVDRW_ALEAD4						
7804	9322 182 03668	MT48LC8M16A2TG-75						

C104		1uF, 16V, 20%, 0603, 16V	R24	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R109	100 Ohm, +-5%, 0603, 1/10W
C105	4822 124 11606	10uF 20% 16V	R25	47 Ohm, +-5%, 0603, 1/10W	R110	100k Ohm, +-5%, 0603, 1/10W
C106		100pF, +-5%, 0603, 50V	R26	47 Ohm, +-5%, 0603, 1/10W	R111	100 Ohm, +-5%, 0603, 1/10W
C107	4822 124 11606	10uF 20% 16V	R27	47 Ohm, +-5%, 0603, 1/10W	R112	10k Ohm, +-5%, 0603, 1/10W
C109	4822 124 11606	10uF 20% 16V	R28	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R113	1k Ohm, +-5%, 0603, 1/10W
C116		0.022uF, +-10%, 0603, 25V	R29	100K Ohm, +-5%, 0603, 1/10W	R114	1k Ohm, +-5%, 0603, 1/10W
C117	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R30	10K Ohm, +-5%, 0603, 1/10W	R115	1k Ohm, +-5%, 0603, 1/10W
C118		0.022uF, +-10%, 0603, 25V	R31	10K Ohm, +-5%, 0603, 1/10W	R116	1k Ohm, +-5%, 0603, 1/10W
C119	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R32	2.2K Ohm, +-5%, 0603, 1/10W	R117	1M Ohm, +-5%, 0603, 1/10W
C121	4822 124 11606	10uF 20% 16V	R33	47 Ohm, +-5%, 0603, 1/10W	R118	1k Ohm, +-5%, 0603, 1/10W
C126		18pF, +-10%, 0603, 50V	R34	0 Ohm, +-5%, 0603, 1/10W	R119	1k Ohm, +-5%, 0603, 1/10W
C143	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R35	2.2K Ohm, +-1%, 0603, 1/10W	R120	1M Ohm, +-5%, 0603, 1/10W
C153	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R36	4.7K Ohm, +-5%, 0603, 1/10W	R121	1M Ohm, +-5%, 0603, 1/10W
C158	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R37	4.7K Ohm, +-5%, 0603, 1/10W	R122	100 Ohm, +-5%, 0603, 1/10W
C159	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R38	2.2K Ohm, +-5%, 0603, 1/10W	R123	1M Ohm, +-5%, 0603, 1/10W
C161	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R39	5.6K Ohm, +-1%, 0603, 1/10W	R124	10k Ohm, +-5%, 0603, 1/10W
C163	9965 000 20147	E 220uF, 16V, +-20%, M6X8, LESR	R40	10K Ohm, +-5%, 0603, 1/10W	R125	100k Ohm, +-5%, 0603, 1/10W
C166	9965 000 20148	E 47uF, 16V, +-20%, 6.3X5.3, LESR	R41	4.7K Ohm, +-5%, 0603, 1/10W	R126	1k Ohm, +-1%, 0603, 1/10W
C165		680pF, +-10%, 0603, 50V	R42	150 Ohm, +-5%, 0603, 1/10W	R127	10k Ohm, +-5%, 0603, 1/10W
C166		E 47uF, 16V, +-20%, 6.3x5.3, LESR	R43	1K Ohm, +-5%, 0603, 1/10W	R128	1k Ohm, +-5%, 0603, 1/10W
C167	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R44	1K Ohm, +-5%, 0603, 1/10W	R129	10k Ohm, +-5%, 0603, 1/10W
C171	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R45	1M Ohm, +-5%, 0603, 1/10W	R130	10k Ohm, +-5%, 0603, 1/10W
C173	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R46	4.7K Ohm, +-5%, 0603, 1/10W	R131	1k Ohm, +-5%, 0603, 1/10W
C178		1uF, 16V, 20%, 0603, 16V	R47	10K Ohm, +-5%, 0603, 1/10W	R132	1k Ohm, +-5%, 0603, 1/10W
C179		1uF, 16V, 20%, 0603, 16V	R48	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R133	10k Ohm, +-5%, 0603, 1/10W
C180		1uF, 16V, 20%, 0603, 16V	R49	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R134	1k Ohm, +-1%, 0603, 1/10W
C181		1uF, 16V, 20%, 0603, 16V	R50	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R135	1M Ohm, +-5%, 0603, 1/10W
C182		1uF, 16V, 20%, 0603, 16V	R51	Array x 4, 47Ohm, 8P4R, +5%, 1/16	R136	1M Ohm, +-5%, 0603, 1/10W
C183		1uF, 16V, 20%, 0603, 16V	R52	1M Ohm, +-5%, 0603, 1/10W	R137	1k Ohm, +-5%, 0603, 1/10W
C188		1uF, 16V, 20%, 0603, 16V	R53	10K Ohm, +-5%, 0603, 1/10W	R138	10k Ohm, +-5%, 0603, 1/10W
C189		1uF, 16V, 20%, 0603, 16V	R54	1M Ohm, +-5%, 0603, 1/10W	R139	10k Ohm, +-5%, 0603, 1/10W
C190	4822 124 11606	10uF 20% 16V	R55	0 Ohm, +-5%, 0603, 1/10W	R140	1k Ohm, +-5%, 0603, 1/10W
C191	4822 124 11606	10uF 20% 16V	R56	470 Ohm, +-5%, 0603, 1/10W	R141	1k Ohm, +-5%, 0603, 1/10W
C192	4822 124 11606	10uF 20% 16V	R57	10K Ohm, +-5%, 0603, 1/10W	R142	100 Ohm, +-5%, 0603, 1/10W
C193	4822 124 11606	10uF 20% 16V	R58	680K Ohm, +-1%, 0603, 1/10W	R143	1k Ohm, +-1%, 0603, 1/10W
C200		1uF, 16V, 20%, 0603, 16V	R59	680K Ohm, +-1%, 0603, 1/10W	R144	10k Ohm, +-5%, 0603, 1/10W
C201		1uF, 16V, 20%, 0603, 16V	R61	0 Ohm, +-5%, 0603, 1/10W	R145	10k Ohm, +-5%, 0603, 1/10W
C202		1uF, 16V, 20%, 0603, 16V	R62	10K Ohm, +-5%, 0603, 1/10W	R146	1k Ohm, +-5%, 0603, 1/10W
C203		1uF, 16V, 20%, 0603, 16V	R63	10K Ohm, +-5%, 0603, 1/10W	R147	10k Ohm, +-5%, 0603, 1/10W
C301	9965 000 20148	E 47uF, 16V, +-20%, 6.3X5.3, LESR	R64	100 Ohm, +-5%, 0603, 1/10W	R148	10k Ohm, +-5%, 0603, 1/10W
C302	9965 000 20147	E 220uF, 16V, +-20%, M6X8, LESR	R65	100 Ohm, +-5%, 0603, 1/10W	R149	1k Ohm, +-5%, 0603, 1/10W
C304	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R66	100 Ohm, +-5%, 0603, 1/10W	R150	1k Ohm, +-5%, 0603, 1/10W
C306	9965 000 20146	TAnF 47uF, B SIZE, 6.3V	R67	100 Ohm, +-5%, 0603, 1/10W	R151	10k Ohm, +-5%, 0603, 1/10W
C400		1uF, 16V, 20%, 0603, 16V	R68	10K Ohm, +-5%, 0603, 1/10W	R152	0.22 Ohm, +-5%, 1206, 1/8W or 1/4
C401	4822 124 11606	10uF 20% 16V	R69	10K Ohm, +-5%, 0603, 1/10W	R153	0.22 Ohm, +-5%, 1206, 1/8W or 1/4
C402	4822 124 11606	10uF 20% 16V	R70	10K Ohm, +-5%, 0603, 1/10W	R154	1M Ohm, +-5%, 0603, 1/10W
C410	4822 124 11606	10uF 20% 16V	R71	1.5K Ohm, +-5%, 0603, 1/10W	R155	5.1k Ohm, +-5%, 0603, 1/10W
C411	4822 124 11606	10uF 20% 16V	R72	470 Ohm, +-5%, 0603, 1/10W	R156	10k Ohm, +-5%, 0603, 1/10W
C413		1uF, 16V, 20%, 0603, 16V	R73	10K Ohm, +-5%, 0603, 1/10W	R157	10k Ohm, +-5%, 0603, 1/10W
C430		680pF, +-5%, 0603, 50V	R74	0 Ohm, +-5%, 0603, 1/10W	R158	1.5k Ohm, +-5%, 0603, 1/10W
C431		1nF, +-10%, 0603, 50V	R75	1.5K Ohm, +-5%, 0603, 1/10W	R159	10k Ohm, +-5%, 0603, 1/10W
R1		100K Ohm, +-5%, 0603, 1/10W	R76	22K Ohm, +-5%, 0603, 1/10W	R160	1k Ohm, +-1%, 0603, 1/10W
R2		10K Ohm, +-5%, 0603, 1/10W	R77	2.7K Ohm, +-5%, 0603, 1/10W	R161	1k Ohm, +-1%, 0603, 1/10W
R3		100K Ohm, +-5%, 0603, 1/10W	R78	1K Ohm, +-5%, 0603, 1/10W	R162	5.6k Ohm, +-5%, 0603, 1/10W
R4		1K Ohm, +-5%, 0603, 1/10W	R79	3.3K Ohm, +-5%, 0603, 1/10W	R163	2.7k Ohm, +-5%, 0603, 1/10W
R5		47 Ohm, +-5%, 0603, 1/10W	R80	3.3K Ohm, +-1%, 0603, 1/10W	R164	1k Ohm, +-1%, 0603, 1/10W
R6		1K Ohm, +-5%, 0603, 1/10W	R81	100K Ohm, +-5%, 0603, 1/10W	R165	1k Ohm, +-5%, 0603, 1/10W
R7		100 Ohm, +-5%, 0603, 1/10W	R82	100 Ohm, +-5%, 0603, 1/10W	R166	1k Ohm, +-5%, 0603, 1/10W
R8		10K Ohm, +-5%, 0603, 1/10W	R83	2.7K Ohm, +-5%, 0603, 1/10W	R167	1k Ohm, +-5%, 0603, 1/10W
R9		1K Ohm, +-5%, 0603, 1/10W	R84	470 Ohm, +-5%, 0603, 1/10W	R168	680Ohm, +-5%, 0603, 1/10W
R10		100 Ohm, +-5%, 0603, 1/10W	R85	1K Ohm, +-5%, 0603, 1/10W	R169	680Ohm, +-5%, 0603, 1/10W
R11		10K Ohm, +-5%, 0603, 1/10W	R86	820 Ohm, +-1%, 0603, 1/10W	R170	680Ohm, +-5%, 0603, 1/10W
R12		100 Ohm, +-5%, 0603, 1/10W	R87	1.2K Ohm, +-5%, 0603, 1/10W	R171	10k Ohm, +-5%, 0603, 1/10W
R13		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R88	100 Ohm, +-5%, 0603, 1/10W	R176	4.7k Ohm, +-5%, 0603, 1/10W
R14		100K Ohm, +-5%, 0603, 1/10W	R89	100 Ohm, +-5%, 0603, 1/10W	R177	4.7k Ohm, +-5%, 0603, 1/10W
R15		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R90	100 Ohm, +-5%, 0603, 1/10W	R178	1M Ohm, +-5%, 0603, 1/10W
R16		1K Ohm, +-5%, 0603, 1/10W	R91	240 Ohm, +-5%, 0603, 1/10W	R179	0 Ohm, +-5%, 0603, 1/10W
R17		1K Ohm, +-5%, 0603, 1/10W	R92	240 Ohm, +-5%, 0603, 1/10W	R181	1M Ohm, +-5%, 0603, 1/10W
R18		1K Ohm, +-5%, 0603, 1/10W	R93	240 Ohm, +-5%, 0603, 1/10W	R182	10k Ohm, +-5%, 0603, 1/10W
R19		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R94	100 Ohm, +-5%, 0603, 1/10W	R183	100 Ohm, +-5%, 0603, 1/10W
R20		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R95	100 Ohm, +-5%, 0603, 1/10W	R184	10k Ohm, +-5%, 0603, 1/10W
R21		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R96	100 Ohm, +-5%, 0603, 1/10W	R185	5.1k Ohm, +-5%, 0603, 1/10W
R22		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R97	100 Ohm, +-5%, 0603, 1/10W	R186	5.6k Ohm, +-5%, 0603, 1/10W
R23		Array x 4, 47Ohm, 8P4R, +5%, 1/16	R98	100 Ohm, +-5%, 0603, 1/10W	R187	10k Ohm, +-5%, 0603, 1/10W
			R99	100 Ohm, +-5%, 0603, 1/10W	R188	1k Ohm, +-5%, 0603, 1/10W
			R100	0 Ohm, +-5%, 0603, 1/10W	R189	0 Ohm, +-5%, 0603, 1/10W
			R101	47k Ohm, +-1%, 0603, 1/10W		
			R102	47k Ohm, +-1%, 0603, 1/10W		
			R103	100k Ohm, +-5%, 0603, 1/10W		
			R104	5.1k Ohm, +-1%, 0603, 1/10W		
			R105	47k Ohm, +-1%, 0603, 1/10W		
			R106	47k Ohm, +-1%, 0603, 1/10W		
			R107	10k Ohm, +-5%, 0603, 1/10W		
			R108	430 Ohm, +-1%, 0603, 1/10W		
					L3	12uH, 1206 (1210) size
					L4	12uH, 1206 (1210) size
					L5	12uH, 1206 (1210) size
					L6	12uH, 1206 (1210) size
					L7	12uH, 1206 (1210) size
					L8	68uH, 1812 size (Wire Wound)
				L9	9965 000 20149 POWER Ind 100UH, 1A, SMT105-101K	
				L11	9965 000 20149 POWER Ind 100UH, 1A, SMT105-101K	
				L14	12uH, 1206 (1210) size	



L15		12uH 1206 (1210) size	U19	9965 000 20162	MC74VHC1G66DFT2 SOT353
			U20	2422 025 17367	CON BM V7P F1.00FFC 0.03B
			U21	4822 265 11154	52030-2210 (22P)
			U22	2422 025 17367	CON BM V7P F1.00FFC 0.03B
			U23	2422 025 16727	CON V 4P F 1.00 FFC 0.3 B
			U24	4822 265 11154	52030-2210 (22P)
			U25	4822 267 11031	10P. FEM. V
			U26	4822 267 11031	10P. FEM. V
			U27	9965 000 20163	LOW DROP OUT REGULATOR KF50BDT
			U28	9965 000 20164	MC34063ADR2 SMD
			U29	9965 000 20165	KF33BDT-DPAK 3.3V
			U30	9965 000 20165	KF33BDT-DPAK 3.3V
			U31	4822 209 17345	M62320FP
			U33	9965 000 20166	NLAST4599DFT2 TSOP
			U40	9965 000 20164	MC34063ADR2 SMD
			U42	9322 187 83668	IC SM NJM2584M (JRC0) R
			U50	9322 174 75668	IC SM NJM2235M (JRC0) R
D1	9965 000 20150	1N4148WS SOD-323			
D2	9965 000 20150	1N4148WS SOD-323			
D3	9965 000 20150	1N4148WS SOD-323			
D4	9965 000 20150	1N4148WS SOD-323			
D5	9965 000 20151	SCHOTTKY B240A SMA			
D6	9965 000 20151	SCHOTTKY B240A SMA			
Q1	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q2	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q3	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q4	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q5	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q6	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q7	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q8	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q9	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q10	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q13	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q18	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q19	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q20	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q21	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q22	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q23	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q24	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q25	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q26	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q27	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q28	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q29	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q30	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q31	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q32	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q33	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q34	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q35	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q36	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q37	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q38	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q39	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q40	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q41	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q42	9965 000 12392	TR PNP MMBT3906LT1 SOT23			
Q43	9965 000 20153	MOSFET XP162A12A6PR, P-CHANNEL			
Q44	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q45	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q46	9965 000 20152	MMBT3904LT1 SMD SOT23			
Q47	5322 130 60159	BC846B			
Q48	9965 000 20152	MMBT3904LT1 SMD SOT23			
U1	9965 000 20154	MCU SAMSUNG S3C3410X			
U2	9965 000 20155	GEMSTAR ASIC GSA03 UPD82553GD-			
U3	9965 000 13563	HY57V161610D TC-8 SDRAM(16M)			
U4	9965 000 20156	74LV32D TSSOP			
U5	9965 000 20157	EEPROM AT24C16,S08 AT24C16N-10			
U6	9965 000 20158	74LV174D TSSOP			
U7	9965 000 13563	HY57V161610D TC-8 SDRAM(16M)			
U8	9965 000 20159	HY29LV160BT-90V			
U9	9965 000 20159	HY29LV160BT-90V			
U10	9965 000 20160	SYNC SEPARATOR GS4981-CKA S08			
U11	9965 000 20161	PIP CONTROLLER SDA9488X-B31			
U13	9322 131 22668	IC SM TSH95D R			
U14	9322 053 99668	IC SM AD725AR (ANA0) R			
U15	9322 179 71668	IC SM NJM2285M (JRC0) R			
U16	9965 000 20162	MC74VHC1G66DFT2 SOT353			
U17	9322 187 83668	IC SM NJM2584M (JRC0) R			
U18	9965 000 20162	MC74VHC1G66DFT2 SOT353			

